74LVT244B; 74LVTH244B
3.3 V octal buffer/line driver; 3-state
Rev. 03 — 3 March 2006
Product data sheet
1. General description
The 74LVT244B; 74LVTH244B is a high-performance BiCMOS product designed for V
CC
operation at 3.3 V.
This device is an octal buffer that is ideal for driving bus lines. The device features two
output enable inputs (1OE and 2OE), each controlling four of the 3-state outputs.
2. Features
I
I
I
I
I
I
I
I
I
I
I
Octal bus interface
3-state buffers
Speed upgrade of 74LVT244A
Output capability: +64 mA and
−32
mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
Power-up 3-state
Live insertion and extraction permitted
No bus current loading when output is tied to 5 V bus
Latch-up protection:
N
JESD78: exceeds 500 mA
I
ESD protection:
N
HBM EIA/JESD22-A114-C exceeds 2000 V
N
MM EIA/JESD22-A115-A 200 V
3. Quick reference data
Table 1.
Quick reference data
GND = 0 V; T
amb
= 25
°
C.
Symbol Parameter
t
PLH
t
PHL
LOW-to-HIGH propagation
delay nAn to nYn
Conditions
C
L
= 50 pF; V
CC
= 3.3 V
Min
-
-
Typ
1.9
2.0
Max
-
-
Unit
ns
ns
HIGH-to-LOW propagation C
L
= 50 pF; V
CC
= 3.3 V
delay nAn to nYn
Philips Semiconductors
74LVT244B; 74LVTH244B
3.3 V octal buffer/line driver; 3-state
Table 1.
Quick reference data
…continued
GND = 0 V; T
amb
= 25
°
C.
Symbol Parameter
C
i
C
o
I
CC
input capacitance
output capacitance
quiescent supply current
Conditions
V
I
= 0 V or 3.0 V
outputs disabled;
V
O
= 0 V or 3.0 V
outputs disabled;
V
CC
= 3.6 V; I
O
= 0 A;
V
I
= GND or V
CC
Min
-
-
-
Typ
4
8
0.13
Max
-
-
-
Unit
pF
pF
mA
4. Ordering information
Table 2.
Ordering information
Package
Temperature range Name
74LVT244BD
74LVT244BDB
74LVT244BPW
74LVTH244BD
74LVTH244BDB
74LVTH244BPW
−40 °C
to +85
°C
−40 °C
to +85
°C
−40 °C
to +85
°C
−40 °C
to +85
°C
−40 °C
to +85
°C
−40 °C
to +85
°C
SO20
SSOP20
TSSOP20
SO20
SSOP20
TSSOP20
Description
plastic small outline package; 20 leads;
body width 7.5 mm
plastic shrink small outline package; 20 leads;
body width 5.3 mm
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
plastic small outline package; 20 leads;
body width 7.5 mm
plastic shrink small outline package; 20 leads;
body width 5.3 mm
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
Version
SOT163-1
SOT339-1
SOT360-1
SOT163-1
SOT339-1
SOT360-1
Type number
74LVT_LVTH244B_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 3 March 2006
2 of 15
Philips Semiconductors
74LVT244B; 74LVTH244B
3.3 V octal buffer/line driver; 3-state
5. Functional diagram
1A0
1Y0
2
18
4
1A1
1Y1
16
1
EN
18
16
14
12
6
1A2
1Y2
14
2
8
1
1A3
1OE
1Y3
12
4
6
8
11
2A0
2Y0
9
19
EN
9
7
5
3
mna826
13
2A1
2Y1
7
11
13
15
2A2
2Y2
5
15
17
17
19
2A3
2OE
2Y3
3
mna825
Fig 1. Logic symbol
Fig 2. IEC logic symbol
6. Pinning information
6.1 Pinning
74LVT244B
74LVTH244B
1OE
1A0
2Y3
1A1
2Y2
1A2
2Y1
1A3
2Y0
1
2
3
4
5
6
7
8
9
20 V
CC
19 2OE
18 1Y0
17 2A3
16 1Y1
15 2A2
14 1Y2
13 2A1
12 1Y3
11 2A0
001aae463
GND 10
Fig 3. Pin configuration SO20, SSOP20 and TSSOP20
74LVT_LVTH244B_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 3 March 2006
3 of 15
Philips Semiconductors
74LVT244B; 74LVTH244B
3.3 V octal buffer/line driver; 3-state
6.2 Pin description
Table 3.
Symbol
1OE
1A0
2Y3
1A1
2Y2
1A2
2Y1
1A3
2Y0
GND
2A0
1Y3
2A1
1Y2
2A2
1Y1
2A3
1Y0
2OE
V
CC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Description
1 output enable input
1 data input 0
2 data output 3
1 data input 1
2 data output 2
1 data input 2
2 data output 1
1 data input 3
2 data output 0
ground (0 V)
2 data input 0
1 data output 3
2 data input 1
1 data output 2
2 data input 2
1 data output 1
2 data input 3
1 data output 0
2 output enable input
supply voltage
7. Functional description
7.1 Function table
Table 4.
Control
nOE
L
H
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high-impedance OFF-state.
Function table
[1]
Input
nAn
L
H
X
Output
nYn
L
H
Z
74LVT_LVTH244B_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 3 March 2006
4 of 15
Philips Semiconductors
74LVT244B; 74LVTH244B
3.3 V octal buffer/line driver; 3-state
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
stg
T
j
[1]
[2]
Conditions
[1]
Min
−0.5
−0.5
−0.5
-
-
-
-
−65
[2]
Max
+4.6
+7.0
+7.0
−50
−50
128
−64
+150
150
Unit
V
V
V
mA
mA
mA
mA
°C
°C
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
storage temperature
junction temperature
output in OFF-state or
HIGH-state
V
I
< 0 V
V
O
< 0 V
output in LOW-state
output in HIGH-state
[1]
-
The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings
are observed.
The performance capability of a high-performance integrated circuit in conjunction with its thermal
environment can create junction temperatures which are detrimental to reliability.
9. Recommended operating conditions
Table 6.
V
CC
V
I
V
IH
V
IL
I
OH
I
OL
Recommended operating conditions
Conditions
Min
2.7
0
2.0
-
-
none
current duty cycle
≤
50 %;
f
i
≥
1 kHz
T
amb
∆t/∆V
ambient temperature
input transition rise and
fall rate
in free-air
outputs enabled
-
-
−40
-
Typ
-
-
-
-
-
-
-
-
-
Max
3.6
5.5
-
0.8
−32
32
64
+85
10
Unit
V
V
V
V
mA
mA
mA
°C
ns/V
supply voltage
input voltage
HIGH-state input voltage
LOW-state input voltage
HIGH-state output current
LOW-state output current
Symbol Parameter
74LVT_LVTH244B_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 3 March 2006
5 of 15
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
