EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214154481CJADW

Description
Array/Network Resistor, Center Tap, Thin Film, 4480ohm, 0.2% +/-Tol, -10,10ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214154481CJADW Overview

Array/Network Resistor, Center Tap, Thin Film, 4480ohm, 0.2% +/-Tol, -10,10ppm/Cel, 3825,

FP20214154481CJADW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid975577396
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.3
structureFlatpack
JESD-609 codee3
Network TypeCenter Tap
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
method of packingWaffle Pack
resistance4480 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.2%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Why should the PFC bandwidth be controlled at 10~20Hz?
Help, why should the PFC bandwidth be controlled at 10~20Hz? I wonder if any of you can explain this to me, thank you~~...
ohahaha Analogue and Mixed Signal
After using the synchronization chain to handle metastability, there may still be inconsistencies between the input logic and the output logic, right? ? ?
When dealing with metastability, many materials say that using a synchronization chain (multiple D flip-flops) can greatly reduce the problem of metastability. I think its role is to make the input of...
eeleader FPGA/CPLD
AVRJTAG emulator complete home made
Homemade Instructions [url]http://bbs.21ic.com/upfiles/img/20079/200791083935955.pdf[/url] Homemade Schematic [url]http://bbs.21ic.com/upfiles/img/20079/20079108408128.pdf[/url] Bootloader [url]http:/...
njlianjian Microchip MCU
Regarding the use of FPGA language to implement VGA display color bar simulation, it always fails.. Help. There are source programs and simulation screenshots.
library ieee; use ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity vga isport(reset : in std_logic;clk : in std_logic;vga_hs_control : out std_logic;vga_v...
lxbbd FPGA/CPLD
Question from tny276
[backcolor=rgb(239, 245, 249)]I am a newbie and would like to ask you a question. I want to use TNY276 to make a power supply with 220v input and +5v +12v -12v output, single-ended flyback. The +5v ou...
lhwaizhu Power technology
Is there a mechanism similar to "PostThreadMessage" in Windows to send messages to tasks in vxworks?
Is there a mechanism similar to "PostThreadMessage" in Windows to send messages to tasks in vxworks? There is no need to create a message queue by yourself, just use the message queue of the vxwork ta...
lcllcl20031 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2233  1893  1844  512  1130  45  39  38  11  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号