EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214157410AFEF

Description
Array/Network Resistor, Center Tap, Thin Film, 741ohm, 0.05% +/-Tol, -100,100ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214157410AFEF Overview

Array/Network Resistor, Center Tap, Thin Film, 741ohm, 0.05% +/-Tol, -100,100ppm/Cel, 3825,

FP20214157410AFEF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid975756867
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7.3
structureFlatpack
JESD-609 codee3
Network TypeCenter Tap
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
resistance741 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.05%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Is there any latest Zigbee overall solution?
Do you provide the latest Zigbee overall solution? Demand: Mainly used for home intelligent control terminals;...
Leon999 RF/Wirelessly
Internal information - switching power supply design essentials and the entire design process
[b]Internal information - Switching power supply design essentials and the entire design process[/b]...
lixiaohai8211 Power technology
Warm condolences to the brothers and sisters who have completed the postgraduate entrance examination
The postgraduate entrance examination is over today. No matter what the result is, many people can be relieved temporarily. A friend of mine quit his job to prepare for the postgraduate entrance exami...
向农 Talking about work
Impedance matching problem in measuring plate capacitance signal
I have been working on a circuit for measuring plate capacitance signals these days. The capacitor is used as a sensor, and its internal resistance is very large, but the input requirement of ADC samp...
qq4988 Analog electronics
See what is different about the code above, why the final result is different, and the second digit of the digital tube is abnormal
/* PORTB=SEG_CODE[Display_Buffer[2]]; PORTC=0X08; _delay_ms(1); PORTB=SEG_CODE[Display_Buffer[1]]; PORTC=0X10; _delay_ms(1); PORTB= SEG_CODE[Display_Buffer[0]]; PORTC=0X20; _delay_ms(1); PORTB=SEG_COD...
ldh20091 Microchip MCU
Four common ideas and techniques for FPGA design (I)
FPGA/CPLD design ideas and techniques are a very large topic. Due to space limitations, this article only introduces some commonly used design ideas and techniques, including ping-pong operation, seri...
呱呱 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 768  1965  2275  1086  2623  16  40  46  22  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号