EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV8E-150T-156.25

Description
LVCMOS Output Clock Oscillator, 156.25MHz Nom, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size125KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GV8E-150T-156.25 Overview

LVCMOS Output Clock Oscillator, 156.25MHz Nom, ROHS COMPLIANT, DIP-8/4

3GV8E-150T-156.25 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
package instructionROHS COMPLIANT, DIP-8/4
Reach Compliance Codecompli
Maximum control voltage1.85 V
Minimum control voltage1.45 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
linearity10%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size12.8mm x 12.8mm x 5.08mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line VCXO
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
Low unit cost
GV8 VCXO
50.01MHz ~ 200.0MHz
DESCRIPTION
GV8 VCXOs, are packaged in an industry-standard, 8 pin Dual in Line
package. The VCXO incorporates a high Q fundamental mode crystal
and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.250MHz)
4.0ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
25mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-128dBc/Hz
-122dBc/Hz
-120dBc/Hz
-140dBc/Hz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
-50° to +100°C
±5ppm per year maximum
Not available (
Fully compliant
)
PART NUMBER SCHEDULE
Example:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
3GV8B-80N-155.25
Supply Voltage
3 = +3.3V
Series Designator
GV8
Stability over temperature range
(
)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
[Help] I am designing an electronic clock. How can I solve the problem of multiple drive sources?
Can you give an example of multiple driver sources?...
qingfengwuhen Test/Measurement
【Design Tools】Selected Q&A on FPGA Design Technology from Xilinx
Q: In ISE4.1 , I can only simulate some files compiled with fpga express verilog using modelsimxe , but not back-simulate them. Is there any improvement in 5.1i ? Q: Besides Modelsim , what other veri...
GONGHCU FPGA/CPLD
5529 transplant 2553 program
#include#include/****************************************Custom variables************************************/ int temp,temp2,CCR1ORG=5,key=0; int ShowTimer=1; /***************************************...
ever9700 Microcontroller MCU
msp430g2553 PXIN problem
I use the lower four bits of P1 as a 1 to 4 8421 10-bit dip switch. P1REN is set to pull up, and P1DIR sets the input state. Enter the debugging state and observe the status of the P1IN bit. int main(...
断桥 Microcontroller MCU
Low power transceiver for RS-485 communications
243900 243901 BL3085A is a low-power transceiver for RS-485 communications. Each device has a driver and a receiver. The chip contains a fail-safe circuit to ensure that the output of the receiver is ...
shhhdz Embedded System
Professor Luo Weixiong gave a speech in Henan on "Talking about the 2011 Electronic Design Competition" (2011.7.23)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:26[/i]Source: Radio Association Related Links:moon The difficulty is lowered, and the question types emphasize the assessment of the comprehe...
yunfei7370 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 96  277  429  1725  1974  2  6  9  35  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号