DM5476W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM5476W

DM5476W: DescriptionJ-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size136KB，6 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM5476W Overview

J-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16

DM5476W Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DFP
package instruction	CERAMIC, FP-16
Contacts	16
Reach Compliance Code	unknown
series	TTL/H/L
JESD-30 code	R-GDFP-F16
JESD-609 code	e0
length	9.6645 mm
Logic integrated circuit type	J-K FLIP-FLOP
Maximum Frequency@Nom-Sup	15000000 Hz
MaximumI(ol)	0.016 A
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	34 mA
propagation delay (tpd)	40 ns
Certification status	Not Qualified
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	6.604 mm
minfmax	15 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

DM5476W Related Products

	DM5476W	5476DMQB	DM5476J	5476FMQB
Description	J-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16	J-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDIP16, CERAMIC, DIP-16	J-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDIP16, CERAMIC, DIP-16	J-K Flip-Flop, TTL/H/L Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP16, CERAMIC, FP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DFP	DIP	DIP	DFP
package instruction	CERAMIC, FP-16	DIP, DIP16,.3	CERAMIC, DIP-16	CERAMIC, FP-16
Contacts	16	16	16	16
Reach Compliance Code	unknown	unknow	unknown	unknown
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-GDFP-F16	R-GDIP-T16	R-GDIP-T16	R-GDFP-F16
JESD-609 code	e0	e0	e0	e0
length	9.6645 mm	19.304 mm	19.304 mm	9.6645 mm
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
MaximumI(ol)	0.016 A	0.016 A	0.016 A	0.016 A
Number of digits	2	2	2	2
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	DIP	DFP
Encapsulate equivalent code	FL16,.3	DIP16,.3	DIP16,.3	FL16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	IN-LINE	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	34 mA	34 mA	34 mA	34 mA
propagation delay (tpd)	40 ns	40 ns	40 ns	40 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.032 mm	5.08 mm	5.08 mm	2.032 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES
technology	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	6.604 mm	7.62 mm	7.62 mm	6.604 mm
minfmax	15 MHz	15 MHz	15 MHz	15 MHz
Base Number Matches	1	1	1	1
Maker	Fairchild	-	Fairchild	Fairchild
Maximum Frequency@Nom-Sup	15000000 Hz	-	15000000 Hz	15000000 Hz

Recommended Resources

Measuring circuit of single-phase electric energy meter a

Circuit breaker control circuit with anti-jump device

RTS753D circuit

IC-1431 silicon piezoresistive pressure sensor classic circuit

Computer motherboard circuit diagram 830_30

Telephone schematic diagram 02

There was an error loading. What file does the PLA suffix have?: For example, the alarm clock project has several source files , one of which has the suffix pla. It passed the modelsim complie all, but when loading the simulation , it prompted several errors: Error...; eeleader FPGA/CPLD

This week's highlights: [url=http://www.deyisupport.com/question_answer/microcontrollers/f/23/t/107991.aspx][align=left]Have you read these MCU technology blogs? ——MSP low-power MCU[/align][align=left][/url][/align][align=le...; 橙色凯 TI Technology Forum

About the operation area RAM and download area ROM FLASH settings of LM3S series: How do I set the RAM and ROM FLASH in the LM3S series? For example, which area should I download to? What are the base addresses of the RAM and ROM FLASH in 9B96? Please help....; 0212009623 Microcontroller MCU

MYZR IMX6 kernel compilation: [b][b]Compile kernel[/b][/b][hr][b][b]Prepare compilation[/b][/b][b]Copy source code package to development host[/b][align=left][color=rgb(37, 37, 37)][font=sans-serif][size=14px]Copy the downloaded “...; 明远智睿Lan ARM Technology

Dial design based on lvgl: (1) Main function part : int main(void) {delay_init();LCD_Init();uart_initwBaudRate(115200);TIM_Int_Init(999,71);//tp_dev.init(); //Touch screen initializationlv_init(); //lvgl system initializationlv...; Neil-slice XuanTie RISC-V Activity Zone

The input ends are exactly the same. After passing through the subtractor, the Vout output is not 0, but a sine wave with an amplitude of 2V.: The schematic diagram is as follows. Please help me. The CMP and WaveIN inputs are exactly the same sine wave (I have also checked it with an oscilloscope). After passing through this subtractor, why ...; chen468859 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components