EEWORLDEEWORLDEEWORLD

Part Number

Search

Q16.0-JXS21-30-20/20-T1

Description
Parallel - Fundamental Quartz Crystal, 16MHz Nom, METAL CERAMIC, SMD, 4 PIN
CategoryPassive components    Crystal/resonator   
File Size154KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Download Datasheet Parametric View All

Q16.0-JXS21-30-20/20-T1 Overview

Parallel - Fundamental Quartz Crystal, 16MHz Nom, METAL CERAMIC, SMD, 4 PIN

Q16.0-JXS21-30-20/20-T1 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerJauch
package instructionMETAL CERAMIC, SMD, 4 PIN
Reach Compliance Codecompli
Other featuresAT CUT; TAPE AND REEL
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.002%
frequency tolerance20 ppm
load capacitance30 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL2.0XB1.6XH0.45 (mm)/L0.079XB0.063XH0.018 (inch)
Series resistance120 Ω
surface mountYES
Base Number Matches1
SMD Quartz CrystalJXE 63
Quartz Crystal • · JXS21
4 Pad Version
·
2.0 x 1.6 mm
actual size
± 10 ppm type available
EMI shielding possible by grounded lid
reflow soldering temperature: 260 °C max.
ceramic / metal package
2002/95/EC
RoHS compliant
Pb free: pins / pads
RoHS
General Data
type
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
o
storage temperature
drive level max.
aging
JXS21
16.0 ~ 54.0 MHz
( fund. AT-cut )
ESR (series resistance Rs)
frequency
in MHz
16.0 ~ 23.999
24.0 ~ 29.999
30.0 ~ 35.999
36.0 ~ 54.000
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in
Ω
150
100
80
60
ESR typ.
in
Ω
120
70
50
40
± 10 ppm / ± 20 ppm / ± 30 ppm
12 pF standard
< 5 pF
-40 °C ~ +90 °C
(option: 8 pF ~ 30 pF / series)
100 µW (10 µW recommended)
< ± 3 ppm first year (< ± 1 ppm for tol. ± 10 ppm)
Frequency Stability vs. Temperature
± 15 ppm
-20 °C ~ +70 °C
-40 °C ~ +85 °C
STD.
T1
O
± 20 ppm
O
O
± 30 ppm
± 50 ppm
O
O
Marking
frequency with load capacitance code
company code / date code / internal code
date code:
example:
Jan.
A
July
G
Febr.
B
Aug.
H
year/month
1A = 2011 January
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
O
O
standard
available
Dimensions
2.0
±0.1
0.45
±0.05
#4
#3
1.6
±0.1
#3
0.47
±0.05
0.64
±0.05
#4
0.50
±0.05
#4
#3
1.1
±0.1
0.8
±0.1
1.4
±0.1
#2 - #4: connected to lid
bottom view
crystal connection
pad layout
in mm
0.9
±0.1
#1
#2
#2
0.60
±0.05
side view
#1
#1
#2
top view
Order Information
Q
Quartz
frequency
type
load capacitance
stability at
25 °C
10 = ± 10 ppm
20 = ± 20 ppm
30 = ± 30 ppm
stability vs.
temp. range
see table
option
16.0 ~ 54.0 MHz
JXS21
12 pF standard
8 pF ~ 30 pF
S for series
blank = -20 °C ~ +70 °C
T1 = -40 °C ~ +85 °C
FU = for fundamental frequencies
20 MHz
Example: Q 26.0-JXS21-12-10/20-T1-FU-LF
(Suffix LF = RoHS compliant / Pb free pins or pads)
Jauch Quartz GmbH
e-mail: info@jauch.de
full data can be found under: www.jauch.de / www.jauch.co.uk / www.jauch.fr / www.jauchusa.com
All specifications are subject to change without notice
081111-18
Newbie needs help, what is the difference between P1OUT=BIT0 and P1OUT|=BIT0
What is the difference between P1OUT=BIT0 and P1OUT|=BIT0?...
无酒亦醉 Microcontroller MCU
Dedication of two high-power LED structure diagrams
Share with everyone...
探路者 LED Zone
USB interface chip CY7C68013 (4)
[align=left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 脣脦脤莽][size=12px]When developing a project using a USB chip, you must get the following three things done: "firmware, host compute...
chenzhufly FPGA/CPLD
Transistor Data
Transistor Data...
lorant PCB Design
f769 review basic driver chapter - watchdog
[i=s]This post was last edited by star_66666 on 2017-1-3 23:00[/i] From page1077 of rm, I saw the following description: The independent watchdog (IWDG) is clocked by its own dedicated low-speed clock...
star_66666 stm32/stm8
About the triggering problem of monostable chip CD4098
The circuit is as shown in the figure. B1 and B2 are 0~10V rising edge signals, C1 and C2 are corresponding output signals, and then C1 and C2 output Q through an OR gate (not shown in the figure). No...
xhd1099924128 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2791  2196  2372  2766  2744  57  45  48  56  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号