SA534F32053GLT datasheet, PDF - EEWORLD Datasheet

SA534F32053GLT: DescriptionParallel - Fundamental Quartz Crystal, 32MHz Nom,; CategoryPassive components Crystal/resonator; File Size337KB，5 Pages; ManufacturerCTS

Download Datasheet Parametric View All

SA534F32053GLT Overview

Parallel - Fundamental Quartz Crystal, 32MHz Nom,

Parameter Name	Attribute value
Objectid	2065203108
Reach Compliance Code	unknown
YTEOL	7.25
Other features	AT CUT; AEC-Q200
Ageing	3 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.003%
frequency tolerance	50 ppm
JESD-609 code	e4
load capacitance	12 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	32 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
physical size	5mm x 3.2mm x 0.85mm
Series resistance	40 Ω
surface mount	YES
Terminal surface	GOLD OVER NICKEL

Electronic power supply equipment analysis 2: [font="][size=10.5pt]--[/size][/font][font=宋体][size=10.5pt]The rapid development of electronic technology, automation technology, [/size][/font][font="][size=10.5pt]IC[/size][/font][font=宋体][size=10.5...; 天若悬河 Automotive Electronics

Design and analysis of application circuits for operational amplifiers: [i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i]1. Reference voltage generator The reference voltage in electronic circuits is a very useful voltage, often used as the voltage standar...; dtcxn Electronics Design Contest

Brand new real210 + brand new books only this time: The above package is 800 SF Express to pay, I don't need to say more about this price, moving on Saturday, work until Friday, if you need, please contact me at QQ1905753823...; hangzhoucainiao Buy&Sell

Single digital tube display program - Development board program one: [color=#2e8b57]/* ******************************************************************************* * * (C) Copyright 2007, Single-Chip Microcomputer Beginner's Garden * All Rights reserved. * * Project...; 呱呱 MCU

I am a beginner in CPLD. Please give me some advice.: Program function description: When the rising edge of overcurrent_in is detected, overcurrent_out outputs a high level and maintains it for 5 seconds. My program is as follows: library ieee; use ieee....; heeh_only FPGA/CPLD

The square wave generated by FPGA looking up ROM table is seriously distorted, help!: At 5KHz the distortion is huge. How to solve it?...; 523335234 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components