EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-32.0000MHZ-D-W-L2-T

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 3 PIN
CategoryPassive components    Crystal/resonator   
File Size2MB,4 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-32.0000MHZ-D-W-L2-T Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, HC/49US, 3 PIN

ABL-32.0000MHZ-D-W-L2-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1545920097
package instructionHC/49US, 3 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.08
Other featuresAT CUT; TR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.0025%
frequency tolerance50 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed
and not Moisture Sensitive - MSL = N/A: Not Applicable
Pb
RoHS/RoHS II
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• High-precision TCXO and clock applications
• Microprocessors
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Minimum
3.579545
3.579545
Operation mode
24.01
24.01
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging @ 25°C per year
Insulation Resistance
Drive Level Dependency (DLD,
Minimum 7 points tested: from 1µW to
500µW)
0
-55
-50
-50
See table 1 below
7
18
100
500
±10
25% of Max
ESR
Max ESR in
Table 1
1000
±5
Typical
Maximum
70
24.0
70.00
50.00
+70
+125
+50
+50
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
MΩ
ppm
MHz
Fundamental AT-
cut (Standard)
3
rd
OT AT-cut
(Standard)
Fundamental AT-
cut or BT-cut (See
options)
See options
See options
See options
Units
Notes
See options
@ 100Vdc ± 15V
Δfrequency
(Max –
Min)
ΔESR
(Max – Min)
Max ESR over DLD
range
Table 1
Frequency (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR(Ω) max.
180
120
100
80
60
50
40
100
80
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
REVISED: 11.8.2016
ABRACON IS
ISO9001-2008
CERTIFIED
ABRACON IS
LL C
Please help me write 3 small programs in assembly language
(1) The eight colored lights gradually light up from left to right, with an interval of 1 second. (2) The eight colored lights gradually turn off from right to left, with an interval of 1 second. (3) ...
work8816 51mcu
The system prompts that the recycle bin is broken, how to repair it
The system prompts that the recycle bin is broken, how to repair it...
userchen Embedded System
What do the register bits mean?
What do the bits of 8-bit, 16-bit, and 32-bit registers mean?...
1157421908 MCU
Beginner's guide to low-level modeling techniques
I would like to share with you some of my learning materials for getting started...
织染 FPGA/CPLD
Isolated power supply topology (transformer introduced Buck and Boot topology)
Isolated power supply topology (transformer introduced Buck and Boot topology)There is no direct electrical connection between the input circuit and the output circuit of the power supply. The input a...
okhxyyo Power technology
Can the parameters in Verilog not be integrated into the hardware circuit and can only be used in simulation?
Are the parameters in Verilog not synthesized into hardware circuits and can only be used in simulation?For example, parameter clkdivider = 25000000/440/2 in the figure;After downloading to the chip, ...
wzyuliyang FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 275  1869  1379  389  1231  6  38  28  8  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号