EEWORLDEEWORLDEEWORLD

Part Number

Search

BD033-090-A-S-2-0730-0250-L-D

Description
Board Connector,
CategoryThe connector    The connector   
File Size129KB,1 Pages
ManufacturerGlobal Connector Technology
Environmental Compliance
Download Datasheet Parametric View All

BD033-090-A-S-2-0730-0250-L-D Overview

Board Connector,

BD033-090-A-S-2-0730-0250-L-D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1948620621
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact completed and terminatedGOLD OVER NICKEL
Contact materialPHOSPHOR BRONZE
JESD-609 codee4
Manufacturer's serial numberBD033
3
5
1
2
4
Global Connector Technology Ltd. - BD033: 1.27mm PITCH SHROUDED PIN HEADER, DUAL ROW, SURFACE MOUNT, VERTICAL
B±0.25
6
7
8
A
1.27 (Typ.)
D±0.20
A
Typ (Non-Accum.)
3.37
Ø1
.35
Ø0
.95
A±0.20
1.27
1.27
Typ (Non-Accum.)
5
2-Ø
1. 3
F+1.0
1.50
B
1.27
1.50
F+1.0
3.92
2.10
PIN 0.40 SQ (Typ.)
The polarization and the big
post will be at the same end.
B
0.70
1.58
0.70
1.58
(Typ.)
2.20
5.65
1.84
(Typ.)
LOCATING PEG OPTION
KEY LOCK OPTION
RECOMMENDED PCB LAYOUT
TOLERANCE:±0.05
E±0.2
C
1.27 (Typ.)
Ø1.20
1.20
PEG
VERSION
H
C
PIN 0.40 SQ (Typ.)
C±0.20
Ø0.80
F±0.2
5.65
1.27 (Typ.)
PIN 0.40 SQ (Typ.)
1.74
C±0.20
1.43
0.99
0.43
F±0.2
E
NOTE: Views above show 5.70mm insulator 'H'
height version with protruding SMT leads, SMT
leads on 7.30mm version are flush with insulator,
contact GCT for more information.
E±0.2
D
H
KEY
LOCK
VERSION
1.00
D
E
Ordering Grid
BD033
XXX
X
X
X
XXXX
XXXX
L
X
Packing Options
D = Tube (Standard)
B = Tape & Reel with Cap
E = Tube with Cap
Insulator Material
L = LCP
No. of Contacts
10 to 100
e.g. 10 = 010
F
SPECIFICATIONS
规格
:
CURRENT RATING
电流额定值
: 1 AMP
INSULATOR RESISTANCE
绝缘电阻值
: 1000 MEGOHMS MIN.
DIELECTRIC WITHSTANDING
耐电压
: AC 300 V
CONTACT RESISTANCE
接触电阻值:
20m
Max.
OPERATING TEMPERATURE
工½温度
: -40°C TO +105°C
CONTACT MATERIAL
端子物料
: PHOSPHOR BRONZE
G
INSULATOR MATERIAL
绝缘½物料
:
STANDARD
标准物料
: POLYESTER
聚酯
, LCP, UL 94V-0
SOLDERING PROCESS
可焊性
:
IR REFLOW
回流焊
: 260°C for 10 sec.
WAVE
波峰焊
: 250°C for 5-10 sec
MANUAL SOLDER
人工焊接
: 350°C for 3-5 sec
MATES WITH
配套之母座
(SUBJECT TO PIN LENGTH
在端子长度适合的条件下
):
BD065 - Allowing perfect polarisation
- Non-Polarised mating connections available - contact GCT for details
Contact Plating
A = Gold Flash All Over (Standard)
B = Selective Gold Flash Contact Area/
Tin On Tail
C = Tin All Over
G = 10µ" Gold Contact Area/Tin On Tail
I = 30µ" Gold Contact Area/Tin On Tail
Insulator
Height 'H'
S = 5.70mm (Standard)
T = 7.30mm
Locating Peg
0 = No Peg/No key Lock
1 = With Peg
2 = With Key Lock
F
Dimension F (1/100mm)
(Footprint Width)
Standard - 6.30mm = 0630
or specify Dimension F
e.g. 2.50mm = 0250
Dimension E (1/100mm)
(Top of Insulator to Bottom of Pin)
Standard for 'H' - 5.70mm - 6.10mm = 0610
Standard for 'H' - 7.30mm - 7.30mm = 0730
or specify Dimension E
e.g. 2.50mm = 0250
G
Tolerances
(Except as noted)
Part Number:-
Date:-
Dimensions in mm
X. ± 0.30
X.X ± 0.25
X.XX ± 0.15
X.XXX ± 0.10
.X°±5°
.X°±3°
.XX°±2°
.XXX°±1°
BD033
Description:-
03 APR 08
H
By
DETAIL
REV
DATE
ASE
DRAWING
RELEASE
A
03/04/08
ASE
ASE
AJO
B2B PCN002 1.27mm
INSULATOR INFO DIM. LETTERS DRAWING
AMMENDED
AMENDED
HEADER N6T REMOVAL
REVISED
C
D
E
B
02/08/09
11/05/12
18/03/13
27/07/09
ASE
1.27mm PITCH SHROUDED PIN HEADER, DUAL ROW,
SURFACE MOUNT, VERTICAL
GC
Scale
NTS
H
www.gct.co
Drawn by
ASE
E & OE
Third Angle Projection
C
THIS DRAWING IS CONFIDENTIAL AND MUST NOT BE
COPIED OR DISCLOSED WITHOUT WRITTEN CONSENT
Revision
E
Material
See Note
Sheet No.
1/1
1
2
3
4
5
6
7
8
【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.
最近恰好在研究数字信号处理的FPGA实现问题,搜集了几本实用的书籍: 《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码,挺有用的 大家可以看看,还有无线通信FPGA设计 田耕等编著的《无线通信FPGA设计 》及其matlab和verilog代码XILINX指定的培训教材:《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...
mlk123 FPGA/CPLD
STM32 Network SMI Interface
1Introduction to Ethernet The Ethernet peripheral of STM32F20X and STM32F21 can receive and send data according to the IEEE802.3-2002 standard.Ethernet provides a complete and flexible peripheral to m...
嵌入式enjoy stm32/stm8
A method to avoid latches in Verilog
To avoid latches, you can pre-assign unconditional default values to variables in an ALWAYS block, as follows: This is a relatively simple way to avoid latches. I personally think that even if the def...
eeleader FPGA/CPLD
Cyclone3 I/O logic level compatibility issue
I use FPGA's 3, 4, 5, 6 banks to connect to DDR1 interface. DDR's I/O voltage is 2.5V, but I connected the VCCIO of these banks of FPGA to 3.3V. What impact will this have on the subsequent circuit de...
happysheep224 FPGA/CPLD
CC3200-LAUNCHXL Development Board
The development board has complete documentation and is easy to use. I used IAR7.2.0 + cc3200sdk-1.3.0-windows-installer.exe + CC3x00ServicePack-1.0.1.13-2.11.0.1-windows-installer.exe to build the pl...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1326  2362  457  1925  2256  27  48  10  39  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号