EEWORLDEEWORLDEEWORLD

Part Number

Search

R6944ZOV231RA135

Description
Varistor, 300V, 135J, Through Hole Mount, RADIAL LEADED
CategoryPassive components    The resistor   
File Size77KB,1 Pages
ManufacturerMaida Development Company
Download Datasheet Parametric View All

R6944ZOV231RA135 Overview

Varistor, 300V, 135J, Through Hole Mount, RADIAL LEADED

R6944ZOV231RA135 Parametric

Parameter NameAttribute value
Objectid1479741617
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPCB MOUNTABLE
Circuit maximum DC voltage300 V
Circuit RMS maximum voltage230 V
Maximum energy absorption capacity135 J
JESD-609 codee3
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeRECTANGULAR PACKAGE
Rated temperature85 °C
Resistor typeVARISTOR
surface mountNO
Terminal surfaceTin (Sn)
Terminal locationRADIAL
Terminal shapeWIRE
Operating Voltage300 V
About serial port DMA sending problem
I am using the TM4C129ENCPDT chip. When I need to use the serial port DMA to send, why does the program freeze when we enable the serial port DMA sending function and the serial port sending interrupt...
毛屋堂 Microcontroller MCU
A simple way to implement TCP/IP protocol on ARM logic
With the continuous expansion of the application scope of embedded systems and the increasing popularity of network applications, more and more embedded systems need to support network functions. TCP/...
eeleader Microcontroller MCU
Effect of shear stress on iron loss of grain-oriented silicon steel sheets
Effect of shear stress on iron loss of grain-oriented silicon steel sheets Effect of scissional stress on loss of grain-oriented silicon steel sheetAs we all know, grain-oriented silicon steel sheets ...
fighting Analog electronics
In Verilog HDL, since while, repeat, and forever statements cannot be synthesized, what is their use?
Can anyone lend a hand? I am a novice and I really don't understand: In Verilog HDL, since while, repeat, and forever statements cannot be synthesized, what are they for? Also, I want to write a small...
pengwenxue FPGA/CPLD
How to modify component parameters in WEBENCH design?
[i=s]This post was last edited by dontium on 2014-6-30 18:10[/i] In the power supply--DCDC design of WEBENCH, when you open the circuit diagram, as shown in the figure, it prompts you to click to modi...
dontium Analogue and Mixed Signal
A trillion times, who cares?
[size=5][b]I saw a product news today - Fujitsu Semiconductor launches 1Mb FRAM memory device that can be erased and written 1 trillion times. 1 trillion times, 1Mb... very strong contrasting data. We...
frankuly RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 363  1515  2722  1658  2888  8  31  55  34  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号