EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9671602VEC

Description
ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16
Categorylogic    logic   
File Size206KB,26 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

5962F9671602VEC Overview

ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16

5962F9671602VEC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Code_compli
Counting directionUP
seriesACT
JESD-30 codeR-CDIP-T16
JESD-609 codee0
Load capacitance (CL)50 pF
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Maximum Frequency@Nom-Su35000000 Hz
MaximumI(ol)0.008 A
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)23 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax50 MHz
Base Number Matches1
REVISIONS
LTR
A
B
C
DESCRIPTION
Changes in accordance with NOR 5962-R329-97.
Changes in accordance with NOR 5962-R008-99.
Update boilerplate to MIL-PRF-38535 and updated appendix A. Editorial
changes throughout. – tmh
Correct title to accurately describe device function. Update boilerplate to
MIL-PRF-38535 and radiation hardness assurance boilerplate paragraphs. -
LTG
DATE (YR-MO-DA)
97-10-22
98-10-22
00-07-03
APPROVED
Monica L. Poelking
Raymond L. Monnin
Monica L. Poelking
D
07-09-17
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
D
15
D
16
D
17
D
18
REV
SHEET
PREPARED BY
Thanh V. Nguyen
D
19
D
20
D
21
D
1
D
22
D
2
D
23
D
3
D
24
D
4
D
25
D
5
D
6
D
7
D
8
D
9
D
10
D
11
D
12
D
13
D
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Thanh V. Nguyen
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
95-12-21
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
MICROCIRCUIT, DIGITAL, ADVANCED CMOS,
RADIATION HARDENED, 4-BIT BINARY
SYNCHRONOUS COUNTER, TTL COMPATIBLE
INPUTS, MONOLITHIC SILICON
SIZE
A
SHEET
CAGE CODE
AMSC N/A
REVISION LEVEL
D
DSCC FORM 2233
APR 97
67268
1 OF
25
5962-96716
5962-E642-07

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2009  246  2003  971  1708  41  5  20  35  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号