EEWORLDEEWORLDEEWORLD

Part Number

Search

GAL20V8ZD-15QJ

Description
spld - simple programmable logic device zero pwr e2cmos
Categorysemiconductor    Other integrated circuit (IC)   
File Size413KB,20 Pages
ManufacturerAll Sensors
Download Datasheet Parametric Compare View All

GAL20V8ZD-15QJ Online Shopping

Suppliers Part Number Price MOQ In stock  
GAL20V8ZD-15QJ - - View Buy Now

GAL20V8ZD-15QJ Overview

spld - simple programmable logic device zero pwr e2cmos

GAL20V8ZD-15QJ Parametric

Parameter NameAttribute value
MakerAll Sensors
Product CategorySPLD - Simple Programmable Logic Device
RoHSno
logic seriesCMOS
Large battery quantity8
Maximum operating frequency83.3 MHz
Number of programmable input/output terminals8
delay15 ns
Working power voltage4.75 V to 5.25 V
Supply current55 mA
Maximum operating temperature75 C
Minimum operating temperature0 C
Package/boxPLCC-28
Installation styleSMD/SMT
Number of product terms per macro instruction8
Supply voltage (maximum)5.25 V
Supply voltage (minimum)4.75 V
GAL20V8Z
GAL20V8ZD
Zero Power E
2
CMOS PLD
Features
• ZERO POWER E
2
CMOS TECHNOLOGY
— 100
µ
A Standby Current
— Input Transition Detection on GAL20V8Z
— Dedicated Power-down Pin on GAL20V8ZD
— Input and Output Latching During Power Down
• HIGH PERFORMANCE E
2
CMOS TECHNOLOGY
— 12 ns Maximum Propagation Delay
— Fmax = 83.3 MHz
— 8 ns Maximum from Clock Input to Data Output
— TTL Compatible 16 mA Output Drive
— UltraMOS
®
Advanced CMOS Technology
• E CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• EIGHT OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
— Programmable Output Polarity
— Architecturally Similar to Standard GAL20V8
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— Battery Powered Systems
— DMA Control
— State Machine Control
— High Speed Graphics Processing
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
I
8
OLMC
OE
Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability.
www.latticesemi.com/sales/discontinueddevicessales.cfm
Functional Block Diagram
I/CLK
I
I
8
I
8
I/DPP
OLMC
IMUX
CLK
OLMC
I/O/Q
I/O/Q
PROGRAMMABLE
AND-ARRAY
(64 X 40)
8
OLMC
I/O/Q
2
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
I/O/Q
OLMC
I
I
I/O/Q
I
IMUX
I/OE
Description
The GAL20V8Z and GAL20V8ZD, at 100
µA
standby current and
12ns propagation delay provides the highest speed and lowest
power combination PLD available in the market. The
GAL20V8Z/ZD is manufactured using Lattice Semiconductor's ad-
vanced zero power E
2
CMOS process, which combines CMOS with
Electrically Erasable (E
2
) floating gate technology.
The GAL20V8Z uses Input Transition Detection (ITD) to put the
device in standby mode and is capable of emulating the full func-
tionality of the standard GAL20V8. The GAL20V8ZD utilizes a
dedicated power-down pin (DPP) to put the device in standby mode.
It has 19 inputs available to the AND array.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
Pin Configuration
DIP
PLCC
I/CLK
I/O/Q
Vcc
NC
I
I
I
I/C LK
I
I
25
I/O/Q
I/O/Q
23
I/O/Q
NC
21
1
2
3
4
5
6
7
8
9
10
11
12
24
23
Vcc
I
4
I/DPP
I
I
NC
7
5
2
28
26
I/D P P
I
I
I
I
I
9
GAL20V8Z
GAL20V8ZD
Top View
12
I
I
GAL
20V8Z
20V8ZD
22
21
20
19
I/ O/ Q
I/ O/ Q
I/ O/ Q
I/ O/ Q
I
I
I
I
I
GND
18
17
16
15
14
13
I/O/Q
I/O/Q
I/ O/ Q
I/ O/ Q
I
I /O E
I/O/Q
I/O/Q
11
14
NC
GND
16
I/OE
I
18
I/O/Q
19
I/O/Q
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
December 1997
20v8zzd_03
1

GAL20V8ZD-15QJ Related Products

GAL20V8ZD-15QJ GAL20V8ZD-15QP
Description spld - simple programmable logic device zero pwr e2cmos spld - simple programmable logic device zero pwr e2cmos
Maker All Sensors All Sensors
Product Category SPLD - Simple Programmable Logic Device SPLD - Simple Programmable Logic Device
RoHS no no
logic series CMOS CMOS
Large battery quantity 8 8
Maximum operating frequency 83.3 MHz 83.3 MHz
Number of programmable input/output terminals 8 8
delay 15 ns 15 ns
Working power voltage 4.75 V to 5.25 V 4.75 V to 5.25 V
Supply current 55 mA 55 mA
Maximum operating temperature 75 C 75 C
Minimum operating temperature 0 C 0 C
Package/box PLCC-28 PDIP-24
Installation style SMD/SMT Through Hole
Number of product terms per macro instruction 8 8
Supply voltage (maximum) 5.25 V 5.25 V
Supply voltage (minimum) 4.75 V 4.75 V
I'm studying BQ76940 recently and want to develop a BMS. I've been looking for information and encountered some questions during the process.
I have been studying the BQ76940 material recently and want to develop a BMS. I have been looking for information and encountered some questions in the process. Here is a link to the BQ76940 specifica...
QWE4562009 Discrete Device
Please come in and see what software is generally needed to make a clock, what should I learn, I don't know anything.
There is still one month left before the class starts, and I still don’t know how to make a clock, or what is needed to make a clock......
小小耗子 51mcu
pt2314 related questions
A great man on the forum contributed the pt2314 program, as shown in the attachment. I use proteus to simulate it, but it doesn't work. Logically, text should appear when simulating 51+1602, but nothi...
windyde 51mcu
2812 register assignment question!!!
1. PieCtrlRegs.PIEIER1.bit.INTx6 = 1; // Enable PIE INT1.6 = ADCINTThis sentence implements Uint16 INTx6 = 1; How does it implement the assignment of register PIEIER1 in hardware?2. typedef interrupt ...
vv2007 Microcontroller MCU
[Sipeed LicheeRV 86 Panel Review] 4. Building a cross-compilation environment
[i=s]This post was last edited by sonicfirr on 2022-3-12 13:08[/i]There is a small pit in setting up the Linux cross-toolchain compilation environment for the 86 board. After many attempts, I successf...
sonicfirr Domestic Chip Exchange
DNW does not display startup information after the 2440 board is powered on
A newbie's help: I just bought a 2440 board. COM1 and USE are both shown as connected on DNW. But after powering on, DNW should display the startup information and then allow the user to enter LINUX. ...
情场探花 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1770  1447  3  685  166  36  30  1  14  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号