EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT1021UE-42-TE13

Description
Monitoring circuit 2K bit 4.2V ext temp
Categorysemiconductor    Power management   
File Size197KB,21 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Download Datasheet Parametric View All

CAT1021UE-42-TE13 Overview

Monitoring circuit 2K bit 4.2V ext temp

CAT1021UE-42-TE13 Parametric

Parameter NameAttribute value
MakerCatalyst
Product CategoryMonitoring circuit
RoHStransition period
Monitor voltage number1
Monitor voltage3 V or 3.3 V or 5 V
Undervoltage threshold4.25 V
Overvoltage threshold4.5 V
manual resetResettable
monitorYes
Supply voltage (maximum)5.5 V
Supply voltage (minimum)2.7 V
Supply current (typ)3000 uA
Maximum power dissipation1000 mW
Installation styleSMD/SMT
Maximum operating temperature+ 125 C
Package/boxTSSOP-8
EncapsulationReel
Minimum operating temperature- 40 C
range of working temperature- 40 C to + 125 C
typeSupervisory Circuits
CAT1021, CAT1022, CAT1023
Supervisory Circuits with I
2
C Serial 2k-bit CMOS
EEPROM, Manual Reset and Watchdog Timer
FEATURES
Precision Power Supply Voltage Monitor
— 5 V, 3.3 V and 3 V systems
— Five threshold voltage options
Watchdog Timer
Active High or Low Reset
— Valid reset guaranteed at V
CC
= 1 V
400 kHz I
2
C Bus
2.7 V to 5.5 V Operation
Low power CMOS technology
16-Byte Page Write Buffer
Built-in inadvertent write protection
— WP pin (CAT1021)
1,000,000 Program/Erase cycles
Manual Reset Input
100 year data retention
Industrial and extended temperature ranges
8-pin DIP, SOIC, TSSOP, MSOP or TDFN
(3 x 3 mm foot-print) packages
— TDFN max height is 0.8 mm
DESCRIPTION
The CAT1021, CAT1022 and CAT1023 are complete
memory and supervisory solutions for microcontroller-
based systems. A 2k-bit serial EEPROM memory and a
system power supervisor with brown-out protection are
integrated together in low power CMOS technology.
Memory interface is via a 400 kHz I
2
C bus.
The CAT1021 and CAT1023 provide a precision V
CC
sense circuit and two open drain outputs: one (RESET)
¯¯¯¯¯¯
drives high and the other (RESET) drives low whenever
V
CC
falls below the reset threshold voltage. The
¯¯¯¯¯¯
CAT1022 has only a RESET output and does not have
a Write Protect input. The CAT1021 also has a Write
Protect input (WP). Write operations are disabled if WP
is connected to a logic high.
All supervisors have a 1.6 second watchdog timer circuit
that resets a system to a known state if software or a
hardware glitch halts or “hangs” the system. For the
CAT1021 and CAT1022, the watchdog timer monitors
the SDA signal. The CAT1023 has a separate watchdog
timer interrupt input pin, WDI.
The power supply monitor and reset circuit protect
memory and system controllers during power up/down
and against brownout conditions. Five reset threshold
voltages support 5 V, 3.3 V and 3 V systems. If power
supply voltages are out of tolerance reset signals
become active, preventing the system microcontroller,
ASIC or peripherals from operating. Reset signals
become inactive typically 200 ms after the supply voltage
exceeds the reset threshold level. With both active high
and low reset signals, interface to microcontrollers and
¯¯¯¯¯¯
other ICs is simple. In addition, the RESET pin or a
separate input, ¯¯¯, can be used as an input for push-
MR
button manual reset capability.
The on-chip, 2k-bit EEPROM memory features a 16-byte
page. In addition, hardware data protection is provided
by a V
CC
sense circuit that prevents writes to memory
whenever V
CC
falls below the reset threshold or until V
CC
reaches the reset threshold during power up.
Available packages include an 8-pin DIP and surface
mount 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin
MSOP packages. The TDFN package thickness is
0.8mm maximum. TDFN footprint options are 3 x 3mm.
For Ordering Information details, see page 19.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
1
Doc. No. MD-3009 Rev. P
Should resistors be added when connecting the microcontroller to the FPGA using the I/O port?
I want to ask: I want to connect a Cypress CY7C68013A microcontroller to a Xilinx spartan 3E FPGA through an I/O port to complete the communication. When designing, do I need to connect a resistor to ...
bianji231 FPGA/CPLD
LPC54606
Is there any expert who has used 546xx series to control TFT_LCD? Please help me, thank you!!!...
呢茶普 ARM Technology
With the new version of AD smart board frame rules, you no longer need to draw lines on the keep out layer.
In the past, when drawing boards, many people were used to drawing the board shape on the keep out layer to prevent the traces or copper from extending outside the board. Now, the board shape can be d...
linchichang PCB Design
How to reduce the cost of Bluetooth
When the word Bluetooth is mentioned, the first thing that comes to mind is Bluetooth headsets and Bluetooth modules. Bluetooth modules vary from chip solutions to Bluetooth protocols, communication d...
ohahaha RF/Wirelessly
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me some reference?
Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me a reference? . . . It's urgent....
xingpoul FPGA/CPLD
When configuring FPGA in the laboratory, which model should be selected?
[i=s]This post was last edited by yzy0351 on 2017-6-17 01:09[/i] FPGA is colorful. Undergraduate colleges and universities plan to offer FPGA courses in the third year of their undergraduate program t...
yzy0351 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 348  675  954  2782  939  7  14  20  57  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号