EEWORLDEEWORLDEEWORLD

Part Number

Search

PEX 8612-BB50BC F

Description
Peripheral drives and components (pci) 12 lane, 3 port pci express gen 2 switch
Categorysemiconductor    Other integrated circuit (IC)   
File Size170KB,4 Pages
ManufacturerPLX Technology, Inc. (Broadcom )
Environmental Compliance
Download Datasheet Parametric Compare View All

PEX 8612-BB50BC F Overview

Peripheral drives and components (pci) 12 lane, 3 port pci express gen 2 switch

PEX 8612-BB50BC F Parametric

Parameter NameAttribute value
MakerPLX Technology, Inc. (Broadcom )
Product CategoryPeripheral Drivers and Components (PCI)
RoHSyes
Package/boxHFCBGA-324
EncapsulationTray
Installation styleSMD/SMT
Version 1.0 2009
Features
PEX 8612 Vitals
o
12-lane, 3-port PCIe Gen2 switch
-
Integrated 5.0 GT/s SerDes
o
19 x 19mm
2
, 324-pin FCBGA package
o
Typical Power: 1.6 Watts
PEX 8612
PCIe Gen2, 5.0GT/s 12-lane, 3-port Switch
The
ExpressLane
TM
PEX 8612 device offers PCI Express switching
capability enabling users to add scalable high bandwidth, non-blocking
interconnection to a wide variety of applications including
workstations, storage systems, communications platforms,
embedded systems, and intelligent I/O modules.
The PEX 8612 is
well suited for
fan-out, aggregation, and peer-to-peer applications.
High Performance & Low Packet Latency
The PEX 8612 architecture supports packet
cut-thru with a maximum
latency of 170ns (x4 to x4).
This, combined with large packet memory and
non-blocking internal switch architecture, provides full line rate on all ports
for performance-hungry applications such as
servers
and
switch fabrics.
The low latency enables applications to achieve high throughput and
performance. In addition to low latency, the device supports a
max payload
size of 2048 bytes,
enabling the user to achieve even higher throughput.
Data Integrity
The PEX 8612 provides
end-to-end CRC
(ECRC) protection and
Poison bit
support to enable designs that require
end-to-end data integrity.
PLX also
supports data path parity and memory (RAM) error correction as packets
pass through the switch.
Flexible Register & Port Configuration
The PEX 8612’s 3 ports can be configured to lane widths of x1, x2, or x4.
Flexible buffer allocation, along with the device's
flexible packet flow
control,
maximizes throughput for applications where more traffic flows in
the downstream, rather than upstream, direction. Any port can be designated
as the upstream port, which
x4
x4
can be changed dynamically.
The PEX 8612 also provides
several ways to configure its
registers. The device can be
PEX 8612
PEX 8612
configured through
strapping pins,
I
2
C
interface,
host software, or
x4
x4
x2
x2
an optional serial EEPROM.
This allows for easy debug
x4
during the development
NT
phase, performance
monitoring during the
PEX 8612
operation phase, and driver
or software upgrade. Figure
1 shows some of the
x4
PEX 8612’s common port
Figure 1. Common Port Configurations
configurations.
PEX 8612 Key Features
o
Standards Compliant
-
PCI Express Base Specification, r2.0
(backwards compatible w/ PCIe r1.0a/1.1)
-
PCI Power Management Spec, r1.2
-
Microsoft Vista Compliant
-
Supports Access Control Services
-
Dynamic link-width control
-
Dynamic SerDes speed control
o
High Performance
-
Non-blocking switch fabric
-
Full line rate on all ports
-
Packet Cut-Thru with 170ns max packet
latency (x4 to x4)
-
2KB Max Payload Size
-
Read Pacing (bandwidth throttling)
-
Dual-Cast
o
Flexible Configuration
-
Ports configurable as x1, x2, x4
-
Registers configurable with strapping
pins, EEPROM, I
2
C, or host software
-
Lane and polarity reversal
-
Compatible with PCIe 1.0a PM
o
Dual-Host & Fail-Over Support
-
Configurable Non-Transparent port
-
Moveable upstream port
-
Crosslink port capability
o
Quality of Service (QoS)
-
Eight traffic classes per port
-
Weighted round-robin source
port arbitration
o
Reliability, Availability, Serviceability
-
2 Hot Plug Ports with native HP Signals
-
All ports hot plug capable thru I
2
C
(Hot Plug Controller on every port)
-
ECRC and Poison bit support
-
Data Path parity
-
Memory (RAM) Error Correction
-
INTA# and FATAL_ERR# signals
-
Advanced Error Reporting
-
Port Status bits and GPIO available
-
Per port error diagnostics
-
Performance Monitoring
Per port payload & header counters

PEX 8612-BB50BC F Related Products

PEX 8612-BB50BC F PEX 8612-BB50RBC F PEX 8612-BB50BC
Description Peripheral drives and components (pci) 12 lane, 3 port pci express gen 2 switch pci interface IC 12 lane, 3 port pci express gen 2 switch Peripheral drives and components (pci) 12 lane, 3 port pci express gen 2 switch
Product Category Peripheral Drivers and Components (PCI) PCI Interface IC Peripheral Drivers and Components (PCI)
RoHS yes Yes no
Maker PLX Technology, Inc. (Broadcom ) - PLX Technology, Inc. (Broadcom )
Package/box HFCBGA-324 - HFCBGA-324
Encapsulation Tray - Tray
Installation style SMD/SMT - SMD/SMT
MSP430F5529 key interrupt scanning and pwm program
I was recently working on a program that uses a key to control PWM. I found that once the interrupt key scanning program module was added, the key would not work. However, compiling the interrupt key ...
MINGG_ Microcontroller MCU
[Book Collection] Detailed explanation of key points and difficulties of analog electronic technology and typical questions
[b]Table of Contents:[/b] Preface Common Symbols Chapter 1 Semiconductor Diodes and Transistors 1.1 Basic Knowledge Points 1.2 Basic Basis for Analysis and Calculation 1.3 Detailed Explanation of the ...
wzt Analog electronics
CH 559: Timer0 + ADC + Key simple test program
The serial port of the 559 board I have cannot receive (I plan to transplant the ISD function). I suspect it is a problem with the board. A few days ago, I posted a thread "Urgent need a program for C...
mig29ee MCU
Discussion on CAN test issues of F28M35
Due to design requirements, I studied the CAN of F28m35 and conducted relevant tests. There is no problem in sending and receiving data in the internal loopback test mode, but in the external test, th...
zhao5476278 Microcontroller MCU
I want to ask if the H-bridge circuit can be driven
[[i] This post was last edited by wcli63 on 2010-7-13 11:13[/i]]...
wcli63 MCU
(Urgent) PB7 pin of LM3S9B96
PB7 is the 89th pin of LM3S9B96. The data sheet says that it can be used as GPIO or NMI. However, after I configured it as GPIO input and gave it a high level, the voltage collected in the program was...
oyueyueniao Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1846  2587  2000  2630  2806  38  53  41  57  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号