EEWORLDEEWORLDEEWORLD

Part Number

Search

NB2304AC2DR2

Description
Phase locked loop (pll) 3.3V quad output
Categorylogic    logic   
File Size146KB,7 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric Compare View All

NB2304AC2DR2 Overview

Phase locked loop (pll) 3.3V quad output

NB2304AC2DR2 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Code_compli
series2304
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.4 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn80Pb20)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
minfmax133.3 MHz
Base Number Matches1
NB2304A
3.3 V Zero Delay
Clock Buffer
The NB2304A is a versatile, 3.3 V zero delay buffer designed to
distribute high-
-speed clocks in PC, workstation, datacom, telecom
and other high-
-performance applications. It is available in an 8 pin
package. The part has an on-
-chip PLL which locks to an input clock
presented on the REF pin. The PLL feedback is required to be driven
to FBK pin, and can be obtained from one of the outputs. The
input- -output propagation delay is guaranteed to be less than
-to-
250 ps, and the output- -output skew is guaranteed to be less than
-to-
200 ps.
The NB2304A has two Banks of two outputs each. Multiple
NB2304A devices can accept the same input clock and distribute it. In
this case, the skew between the outputs of the two devices is
guaranteed to be less than 500 ps.
The NB2304A is available in two different configurations (Refer to
NB2304A Configurations Table). The NB2304AI1 is the base part,
where the output frequencies equal the reference if there is no counter
in the feedback path. The NB2304AI1H is the high-
-drive version of
the - and the rise and fall times on this device are much faster.
-1
The NB2304AI2 allows the user to obtain REF, 1/2 X and 2X
frequencies on each output Bank. The exact configuration and output
frequencies depend on which output drives the feedback pin.
Features
http://onsemi.com
MARKING
DIAGRAM*
8
8
1
SOIC-
-8
D SUFFIX
CASE 751
1
XXXX
ALYW
G
XXXX
A
L
Y
W
G
= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb--Free Package
*For additional marking information, refer to
Application Note AND8002/D.
Zero Input -- Output Propagation Delay, Adjustable by Capacitive
Load on FBK Input
Multiple Configurations - Refer to NB2304A Configurations Table
-
Input Frequency Range: 15 MHz to 133 MHz
Multiple Low-
-Skew Outputs
Output-
-Output Skew < 200 ps
Device-
-Device Skew < 500 ps
Two Banks of Four Outputs
Less than 200 ps Cycle- -Cycle Jitter (- -
-to-
-1, -1H, -
-5H)
Available in Space Saving, 8 pin 150 mil SOIC Package
3.3 V Operation
Advanced 0.35
m
CMOS Technology
Guaranteed Across Commercial and Industrial Temperature Ranges
These are Pb-
-Free Devices
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
Semiconductor Components Industries, LLC, 2010
October, 2010 - Rev. 9
-
1
Publication Order Number:
NB2304A/D

NB2304AC2DR2 Related Products

NB2304AC2DR2 NB2304AC1DR2 NB2304AI1DR2 NB2304AC1HDR2 NB2304AI2DR2G
Description Phase locked loop (pll) 3.3V quad output Phase locked loop (pll) 3.3V quad output Phase locked loop (pll) 3.3V quad output Phase locked loop (pll) 3.3V quad output
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Lead free
Parts packaging code SOIC SOIC SOIC SOIC SOIC
package instruction SOP, SOP, SOP, SOP, SOP, SOP8,.25
Contacts 8 8 8 8 8
Reach Compliance Code _compli _compli _compli _compli compliant
series 2304 2304 2304 2304 2304
Input adjustment STANDARD STANDARD STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e0 e0 e0 e0 e3
length 4.9 mm 4.9 mm 4.9 mm 4.9 mm 4.9 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Number of functions 1 1 1 1 1
Number of terminals 8 8 8 8 8
Actual output times 4 4 4 4 4
Maximum operating temperature 70 °C 70 °C 85 °C 70 °C 85 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 240 240 240 240 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.4 ns 0.2 ns 0.2 ns 0.2 ns 0.4 ns
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn80Pb20) Tin/Lead (Sn80Pb20) Tin/Lead (Sn80Pb20) Tin/Lead (Sn80Pb20) Tin (Sn)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 40
width 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm
minfmax 133.3 MHz 133.3 MHz 133.3 MHz 133 MHz 133.3 MHz
Base Number Matches 1 1 1 1 1
Is it Rohs certified? incompatible incompatible incompatible incompatible -
Is it possible to set up an electronic product CAE technology exchange section?
[i=s] This post was last edited by Kong Yuejun on 2016-10-13 15:51 [/i] The importance of CAE finite element analysis in the new product design stage is becoming increasingly prominent, which can grea...
孔跃军 Suggestions & Announcements
Let's chat together
Do you regret choosing this industry?...
沉淀淀 Talking
Come and see what I have to say if you are online.
Anyone who can see it online should join us. We have a lot of useful information here. It is faster to find relevant information here than anywhere else, because every member of ours will post the inf...
天使疯子 Embedded System
Sharing: Design of an outdoor switching power supply_Simulation and experimental research
Abstract: According to the characteristics of the power adapter of the current mainstream laptop computer, a switching power supply that can be used outdoors is designed. Compared with the traditional...
qwqwqw2088 Power technology
Smart shopping system
...
qwertyui12345 stm32/stm8
SAM D21 development board trial experience + running DEMO warm-up
SAM D21 development board trial experience + DEMO warm-up. When I used AVR before, I always used CVAVR compilation environment, and rarely used Atmel Studio! This time, I tried SAM D21 with Atmel Stud...
蓝雨夜 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2514  1804  1536  2509  2439  51  37  31  50  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号