EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

BLU2512-2581-QT5Q

Description
Fixed Resistor, Thin Film, 1W, 2580ohm, 200V, 0.02% +/-Tol, 5ppm/Cel, 2512,
CategoryPassive components    The resistor   
File Size345KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Download Datasheet Parametric View All

BLU2512-2581-QT5Q Overview

Fixed Resistor, Thin Film, 1W, 2580ohm, 200V, 0.02% +/-Tol, 5ppm/Cel, 2512,

BLU2512-2581-QT5Q Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid739413868
Reach Compliance Codecompliant
Country Of OriginTaiwan
ECCN codeEAR99
YTEOL5.66
Other featuresULTRA PRECISION
structureRectangular
JESD-609 codee0
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.61 mm
Package length6.3 mm
Package formSMT
Package width3.2 mm
method of packingTR
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance2580 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyTHIN FILM
Temperature Coefficient5 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.02%
Operating Voltage200 V
Unable to download
When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...
baiyun555 Microcontroller MCU
Design of USB virtual serial port in embedded system
In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...
huhgu Embedded System
Help: AGC automatic gain control (please help check if this circuit diagram is correct)
Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...
绿茶 Analog electronics
[Reprint] Processing of inout signals in Verilog
Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...
ming1005 FPGA/CPLD
Does the MAX V series CPLD support PLL?
Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...
kimi170 FPGA/CPLD
Circuit principle of constant current charging
[Ask if you don't understand] As shown in the figure below, the top VCC is an output of the secondary side of the transformer, which indicates that the op amp U1A is in overvoltage shutdown mode, and ...
shaorc Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2143  315  2340  1146  338  44  7  48  24  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号