EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLN020V5-QNG68I

Description
fpga - field programmable gate array 20k system gates igloo nano
CategoryProgrammable logic devices    Programmable logic   
File Size5MB,140 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

AGLN020V5-QNG68I Online Shopping

Suppliers Part Number Price MOQ In stock  
AGLN020V5-QNG68I - - View Buy Now

AGLN020V5-QNG68I Overview

fpga - field programmable gate array 20k system gates igloo nano

AGLN020V5-QNG68I Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction8 X 8 MM, 0.9 MM HEIGHT, 0.4 MM PITCH, GREEN, QFN-68
Reach Compliance Codecompli
maximum clock frequency250 MHz
JESD-30 codeS-XQCC-N68
length8 mm
Configurable number of logic blocks520
Equivalent number of gates20000
Number of entries49
Number of logical units520
Output times49
Number of terminals68
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize520 CLBS, 20000 GATES
Package body materialUNSPECIFIED
encapsulated codeVQCCN
Encapsulate equivalent codeLCC68,.32SQ,16
Package shapeSQUARE
Package formCHIP CARRIER, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.4 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm
Revision 11
IGLOO nano Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
nanoPower Consumption—Industry’s Lowest Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
Low Power Active FPGA Operation
Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode
®
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Advanced I/Os
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Selectable Schmitt Trigger Inputs
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the IGLOO
®
Family
• Up to Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay
Capabilities, and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Small Footprint Packages
• As Small as 3x3 mm in Size
Wide Range of Features
• 10,000 to 250,000 System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 71 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
• 1.2 V Programming
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except × 18 organization)
Enhanced Commercial Temperature Range
• –20°C to +70°C
Table 1 •
IGLOO nano Devices
IGLOO nano Devices
IGLOO nano-Z Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
Flash*Freeze Mode (typical, µW)
RAM Kbits (1,024 bits)
2
4,608-Bit Blocks
Secure (AES)
2
1
AGLN010 AGLN015
10,000
86
260
2
1
2,3
AGLN020
AGLN030Z
1
20,000
172
520
4
1
4
3
52
52
UC81, CS81
QN68
30,000
256
768
5
1
6
2
77
83
UC81, CS81
QN48, QN68
VQ100
AGLN060
60,000
512
1,536
10
18
4
1
Yes
1
18
2
71
71
CS81
VQ100
AGLN125
125,000
1,024
3,072
16
36
8
1
Yes
1
18
2
71
71
CS81
VQ100
AGLN250
250,000
2,048
6,144
24
36
8
1
Yes
1
18
4
68
68
CS81
VQ100
AGLN060Z AGLN125Z AGLN250Z
15,000
128
384
4
1
4
3
49
FlashROM Kbits (1,024 bits)
ISP
2
Integrated PLL in CCCs
VersaNet Globals
I/O Banks
Maximum User I/Os (packaged device)
Maximum User I/Os (Known Good Die)
Package Pins
UC/CS
QFN
VQFP
4
2
34
34
UC36
QN48
QN68
Notes:
1.
2.
3.
4.
AGLN030 is available in the Z feature grade only.
AGLN030 and smaller devices do not support this feature.
AGLN060, AGLN125, and AGLN250 in the CS81 package do not support PLLs.
For higher densities and support of additional features, refer to the
IGLOO
and
IGLOOe
datasheets.
† AGLN030 and smaller devices do not support this feature.
July 2010
© 2010 Actel Corporation
I
Please tell me how to communicate with PC through the network port
I want to make something. To put it simply, I want to send a switch signal to the microcontroller through an external device, and then the microcontroller tells the PC, and then the PC processes the p...
xuchenglong Embedded System
DSP Basic Knowledge Digital Signal Processor
DSP Basic Knowledge Digital Signal Processor...
灞波儿奔 DSP and ARM Processors
Review summary: Apply for the phyBOARD-i.MX 8M Plus development board worth 1,000 yuan for free
Activity details: [Apply for phyBOARD-i.MX 8M Plus development board worth 1,000 yuan for free]Updated to 2022-06-12Evaluation report summary:@kit7828[phyBOARD-i.MX 8M Plus Development Board] Part 1: ...
EEWORLD社区 Special Edition for Assessment Centres
The electrical cabinet was changed to a circuit board for help and the interference of the inverter
The electric cabinet contains PLC, intermediate relay, frequency converter, PLC control frequency converter. Can this circuit be changed into a circuit board? And how to suppress the interference of f...
小强350681 PCB Design
sos Urgently ask for advice on the data acquisition system of modbus protocol
[ip] I am about to graduate. My graduation thesis is a data acquisition system based on the modbus protocol. I wonder if you experts would like to help me with something I don't know. Thank you, thank...
naxueer FPGA/CPLD
A summary of my experience with 3D printers using 1600 meters of filament
[size=3]It has been a while since the 3D printer was made. During this time, we have been testing and printing the parts needed by the first batch of participants. The length of the printed wire excee...
cardin6 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 607  362  1355  81  1673  13  8  28  2  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号