EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-EAT-EABA-44M2095440

Description
LVCMOS Output Clock Oscillator, 44.209544MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size620KB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-EAT-EABA-44M2095440 Overview

LVCMOS Output Clock Oscillator, 44.209544MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-EAT-EABA-44M2095440 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1263018329
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
maximum descent time1.2 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency44.209544 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.62mm
longest rise time1.2 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
PX-721
Single Frequency HPLL XO
PX-721
Descrip on
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency mul plier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the frac onal-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
Applica ons
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Ji er < 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configura ons
• Output Enable
• Compliant to EC RoHS Direc ve
Applica ons
PLL circuits for clock smoothing and frequency transla on
Descrip on
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron Interna onal • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • h p://www.vectron.com
Rev2: 14 November 2012
Procurement of ADI
I want to purchase ADI original products. How can I contact the agent? If you are in Shenzhen, please contact me....
杨生123 ADI Reference Circuit
I need help understanding why the amplification factor of the AD623 drops sharply when the differential input signal is small.
[i=s] This post was last edited by hf12345 on 2018-9-4 18:49 [/i]I would like to ask you, the above figure is the measured data of the ad623 instrument amplifier. I originally wanted to get a 160x gai...
hf12345 Analog electronics
MSP430 Program Library printf and scanf function transplantation
[indent][align=left][color=#000000][backcolor=white]printf and scanf are the most commonly used input and output functions in C language. We have been using these two functions since we started learni...
fish001 Microcontroller MCU
New RF test solution ensures quality of automotive wireless modules
The use of modules and devices with a wide variety of RF interfaces is growing in all kinds of vehicles. Because these modules must meet stringent reliability requirements, reproducible measurement re...
frozenviolet Automotive Electronics
Can the simulation file only add nodes to the top-level file?
A project has multiple Verilog-written modules, but when adding a simulation node to a file that is not a top-level file, it prompts "no matches". Only by setting this file as a top-level file can the...
tianma123 FPGA/CPLD
【TI's First Low Power Design Competition】Debugging Status
Today is the critical moment of Bluetooth communication. It has been verified that the purchased Bluetooth module and PC communication are feasible. Unfortunately, the PCB design is not good, and the ...
lonerzf Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1744  1794  1083  1216  684  36  37  22  25  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号