EEWORLDEEWORLDEEWORLD

Part Number

Search

A42MX09-FPQ160

Description
fpga - field programmable gate array 14k system gates
CategoryProgrammable logic devices    Programmable logic   
File Size3MB,124 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A42MX09-FPQ160 Online Shopping

Suppliers Part Number Price MOQ In stock  
A42MX09-FPQ160 - - View Buy Now

A42MX09-FPQ160 Overview

fpga - field programmable gate array 14k system gates

A42MX09-FPQ160 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instructionPLASTIC, QFP-160
Reach Compliance Codecompliant
Other featuresALSO OPERATE AT 5.0V SUPPLY
maximum clock frequency70 MHz
Combined latency of CLB-Max3.5 ns
JESD-30 codeS-PQFP-G160
JESD-609 codee0
length28 mm
Humidity sensitivity level3
Configurable number of logic blocks336
Equivalent number of gates14000
Number of entries104
Number of logical units684
Output times104
Number of terminals160
Maximum operating temperature70 °C
Minimum operating temperature
organize336 CLBS, 14000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP160,1.2SQ
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)225
power supply3.3,3.3/5,5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width28 mm
v6.1
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
HiRel Features
Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Ease of Integration
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
High Performance
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
April 2009
© 2009 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Is there anything that can’t be done in the office?
I found an article by a columnist of the Financial Times very interesting. Although everyone is complaining about the boss's exploitation, on the other hand, everyone is indeed trying to seek "private...
向农 Talking about work
djyos finally has a simulated version for Windows
Version 1.0.2: 1. Added Windows simulation version. 2. Added LPC175x version, which shows the ultra-high real-time performance of DJYOS and realizes 6Mbaud serial communication without DMA. 3. Added t...
djyos Real-time operating system RTOS
I2C port line configuration problem, please answer
If you configure the I2C related I/O port as a general input interface first, and then configure it as an I2C interface, the I2C function test is normal; but if you configure the I/O port as a general...
sflxq stm32/stm8
Mitsubishi PLC Tutorial
It is made with animation, and it is pretty good. It is worth a look http://www3.ee.nihs.tp.edu.tw/plc/01/1-1-main.htm...
totopper Industrial Control Electronics
PIC Timed Help
#include#define uchar unsigned char #define uint unsigned int void initial(); void ccp1_pwm(); void interrupt power(void); unsigned long int intnum; uint pwm_duty; uint i; main() { initial(); while(1)...
lihui17wu Microchip MCU
What is the concept of frequency hopping technology?
Please advise....
zmzstanford Industrial Control Electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 96  2266  1193  1743  412  2  46  25  36  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号