EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE3000-FG324

Description
fpga - field programmable gate array 3M system gates
CategoryProgrammable logic devices    Programmable logic   
File Size5MB,158 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A3PE3000-FG324 Online Shopping

Suppliers Part Number Price MOQ In stock  
A3PE3000-FG324 - - View Buy Now

A3PE3000-FG324 Overview

fpga - field programmable gate array 3M system gates

A3PE3000-FG324 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instruction19 X 19 MM, 1.63 MM HEIGHT, 1 MM PITCH, FBGA-324
Reach Compliance Codecompli
maximum clock frequency350 MHz
JESD-30 codeS-PBGA-B324
JESD-609 codee0
length19 mm
Humidity sensitivity level3
Configurable number of logic blocks75264
Equivalent number of gates3000000
Number of entries221
Number of logical units75264
Output times221
Number of terminals324
Maximum operating temperature70 °C
Minimum operating temperature
organize75264 CLBS, 3000000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA324,18X18,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
power supply1.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.78 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD SILVER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width19 mm
Base Number Matches1
Revision 9
ProASIC3E Flash Family FPGAs
with Optional Soft ARM
®
Support
Features and Benefits
High Capacity
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
®
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt Trigger Option on Single-Ended Inputs
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the ProASIC
®
3E Family
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Live at Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interfacing
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 200 MHz)
Low Power
• Core Voltage for Low Power
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• 24 SRAM and FIFO Configurations with Synchronous Operation
up to 350 MHz
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
ARM Processor Support in ProASIC3E FPGAs
• M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available
with or without Debug
Table 1-1 • ProASIC3E Product Family
ProASIC3E Devices
Cortex-M1 Devices
System Gates
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
CCCs with Integrated PLLs
VersaNet Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
2
1
A3PE600
600,000
13,824
108
24
1
Yes
6
18
8
270
PQ208
FG256, FG484
A3PE1500
M1A3PE1500
1,500,000
38,400
270
60
1
Yes
6
18
8
444
PQ208
FG484, FG676
A3PE3000
M1A3PE3000
3,000,000
75,264
504
112
1
Yes
6
18
8
620
PQ208
FG324
,
FG484, FG896
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. The PQ208 package supports six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash Family FPGAs
datasheet.
August 2009
© 2010 Actel Corporation
I
Windows embedded ce 6.0 cannot load the network card driver
I always can't load the network card driver with the new x86 kernel cut from Windows embedded ce 6.0. The network card is Intel82559. Please help!...
jsytdx Embedded System
Here is a simple infrared application diagram for you
This is an infrared application circuit diagram. The comparator LM393 processes the reflected signal. The infrared emission distance can be changed by adjusting the potentiometer. It can be adjusted a...
单片机菜菜 51mcu
The AD with a nonlinear error of 1LSB is indeed true.
From EEWORLD cooperation group: 499581 Group owner: wangkj The yellow one is connected to the ground. The adjacent ones are pulled into a straight line. The farthest one has only one jump. The four li...
IC_10000 Test/Measurement
The domestically produced C919 large passenger aircraft has received 100 initial orders. Do you dare to sit on it?
China's domestically produced C919 large passenger aircraft received a launch order for 100 aircraft On November 16, Commercial Aircraft Corporation of China, Ltd. and six Chinese and foreign companie...
心仪 Talking
PDIUSBD12 synchronous transfer mode
Hello everyone, I use PDIUSBD12 to make a USB sound card. Now I want to configure endpoint 2 of PDIUSBD12 to synchronous transfer mode, but I haven't been able to do it. If you know how, please help m...
caoyang Embedded System
The C2000launchpad I just received seems to be unable to download programs. . Frustrating
I downloaded the official website routine directly, and the cmd file is also for f28027. It compiles successfully, but every time I download it, it shows this regardless of whether the board is connec...
pankewen Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 133  1678  1961  1595  2434  3  34  40  33  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号