EEWORLDEEWORLDEEWORLD

Part Number

Search

P2010H2034BG

Description
RESISTOR, THIN FILM, 1 W, 0.1 %, 50 ppm, 2030000 ohm, SURFACE MOUNT, 2010, CHIP, GREEN
CategoryPassive components    The resistor   
File Size121KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

P2010H2034BG Overview

RESISTOR, THIN FILM, 1 W, 0.1 %, 50 ppm, 2030000 ohm, SURFACE MOUNT, 2010, CHIP, GREEN

P2010H2034BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1860246669
package instructionSMT, 2010
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.3
Other featuresHIGH PRECISION, STANDARD: MIL-PRF-55342G
structureChip
JESD-609 codee4
Manufacturer's serial numberP
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length5.08 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width2.54 mm
method of packingWAFFLE PACK
Rated power dissipation(P)1 W
Rated temperature70 °C
GuidelineMIL-PRF-55342G
resistance2030000 Ω
Resistor typeFIXED RESISTOR
seriesP2010
size code2010
surface mountYES
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage300 V
P
www.vishay.com
Vishay Sfernice
High Precision Wraparound - Wide Ohmic Value Range
Thin Film Chip Resistors
FEATURES
• Load life stability at ± 70 °C for 2000 h:
0.1 % under Pn/0.05 % under Pd
• Low temperature coefficient down to
5 ppm/°C
(- 55 °C; + 155 °C)
• Very low noise < - 35 dB and voltage coefficient
< 0.01 ppm/V
• Wide resistance range: 10
to 76 M
depending on size
• Tolerances to
± 0.01 %
For low noise and precision applications, superior stability,
low temperature coefficient of resistance, and low voltage
coefficient, Vishay Sfernice’s proven precision thin film
wraparound
resistors
exceed
requirements
of
MIL-PRF-55342G characteristics Y ± 10 ppm/°C (- 55 °C;
+ 155 °C) down to ± 5 ppm/°C (- 55 °C; + 155 °C).
• In lot tracking
5 ppm/°C
• Termination: Thin film technology
• Gold plated or pre-tinned terminations over nickel barrier
• Short circuits (jumpers) r < 50 mR, I < 2 A, see PZR
datasheet (www.vishay.com/doc?53053)
• SMD wraparound terminations
• Withstand moisture resistance test of AEC-Q200
• Compliant to RoHS Directive 2002/95/EC
Notes
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
**
Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
DIMENSIONS
in millimeters (inches)
A
D
D
C
B
E
E
A
CASE SIZE
MAX. TOL.
+ 0.152 (+ 0.006)
MIN. TOL.
- 0.152 (- 0.006)
NOMINAL
0302
0402
0505
0603
0705/0805
1005
1206
1505
2010
0.75 (0.029)
1.00 (0.039)
1.27 (0.005)
1.52 (0.060)
1.91 (0.075)
2.54 (0.100)
3.06 (0.120)
3.81 (0.150)
5.08 (0.200)
B
MAX. TOL.
+ 0.127 (+ 0.005)
MIN. TOL.
- 0.127 (- 0.005)
NOMINAL
0.60 (0.024)
0.60 (0.024)
1.27 (0.050)
0.85 (0.033)
1.27 (0.050)
1.27 (0.050)
1.60 (0.063)
1.32 (0.052)
2.54 (0.100)
0.40 (0.016)
0.48 (0.019)
0.5 (0.02)
± 0.127 (0.005)
0.38 (0.015)
0.13 (0.005)
C
NOMINAL
0.15 (0.006)
0.25 (0.010)
D/E
TOLERANCE
0.08 (0.003)
0.1 (0.004)
Note
• Case size 2512 under development. Please consult Vishay Sfernice.
Revision: 08-Sep-11
1
For technical questions, contact:
sfer@vishay.com
Document Number: 53017
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Assembly sorting (waiting online...)
代码如下。。。。。。。。DATA SEGMENTXX DB 10, 9, 8, 7, 6, 5, 4, 3, 2,1, 0DH, 0AH, '$'IDB 9JDB 0LASTXCHGDB ?STACK SEGMENTDB 100 DUP(?)STACK ENDSDATA ENDSCODE SEGMENTASSUME CS:CODE,DS:DATA,SS:STACKSTART:MOV AX,DATA...
liuwy Embedded System
How does 6045 generate pwm waves
How to use pwm wave to adjust the backlight on the 6045 development board launched by Shenzhen Tianmo Technology Company? I made corresponding modifications to the board-sam9m10g45ek.c file in the ker...
yjh19891026 Linux and Android
Solution for buffer simulation not working
This statement SYSCLK: buffer std_logic; will report an error during simulation, so you need to change this statement SYSCLK: OUT STD_LOGIC;. At this time, sysclk is defined as the OUT output signal. ...
刘123 FPGA/CPLD
DSP5509 Schematic Diagram
DSP5509 schematic diagram...
Jacktang DSP and ARM Processors
Sharing of self-built Altium Designer 3D library
Self-built AD9 3D practice model file:Built PCB library with 3D:CAD plan:[[i] This post was last edited by Qingye Piaoling on 2013-12-4 18:01[/i]]...
青叶漂零 PCB Design
[New Year Cool Learning] Question 9: Don’t understand the amplifier circuit and filter circuit?
[font=微软雅黑][b]hbsqpl asked: I am a novice, I don't understand the amplifier circuit and the filter circuit[/b] [b] xu__changhua replied: [/b] The main function of the triode is to amplify, but it only...
soso Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 945  1873  1947  2763  2806  20  38  40  56  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号