EEWORLDEEWORLDEEWORLD

Part Number

Search

D13A000C20301EFT-G

Description
Parallel - Fundamental Quartz Crystal, 13MHz Nom, HC-49/U, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size698KB,3 Pages
ManufacturerDB Lectro Inc
Environmental Compliance  
Download Datasheet Parametric View All

D13A000C20301EFT-G Overview

Parallel - Fundamental Quartz Crystal, 13MHz Nom, HC-49/U, 2 PIN

D13A000C20301EFT-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1390472279
package instructionHC-49/U, 2 PIN
Reach Compliance Codeunknown
Other featuresAT-CUT; TR
Ageing3 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.001%
frequency tolerance30 ppm
load capacitance20 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency13 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance20 Ω
surface mountNO
QUARTZ CRYSTAL
Holder Code A, RESISTANCE WELDED HC-49/U PACKAGE
FEATURE
Height 13.46mm
A resistance weld completely sealed type
The tight frequency stability
Copes with high density mounting and is the optimum for
mass production
Lead Free & RoHS Compliant
ELECTRICAL SPECIFICATIONS
Nominal frequency:
Oscillation mode:
Operating temperature range
Storage temperature range
Frequency tolerance:
Frequency stability
Load capacitance:
Equivalent series resistance
Parallel capacitance(Co):
Drive level
Insulation resistance:
1.8432MHz to 150.000MHz
See below table
-20℃--+70℃ (Typical), -10℃ ~ +60℃,
-40℃ ~ +85℃, or specify
-40℃--+85℃
±30PPM
at 25±2℃ (Typical), or specify
±50PPM
over -20~70℃ (Typical), or specify
16pF, 18pF, 20pF, 30pF, series, or specify
See below table
7PF Max
100 µW Typical
More than 500MΩ AT DC100V
EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE
Frequency Range
1.843MHz~1.999MHz
2.000MHz~2.399MHz
2.400MHz~2.999MHz
3.000MHz~3.199MHz
3.200MHz~3.499M
Hz
3.500MHz~3.899MHz
3.900MHz~4.099MHz
4.100MHz~5.999MHz
E.S.R
(
Ω)
350Max
300Max
200Max
150Max
100Max
90Max
70Max
60Max
Mode
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Frequency Range
6.000MHz~6.999MHz
7.000MHz~9.999MHz
10.000MHz~12.999MHz
13.000MHz~30.000MHz
24.000MHz~29.999MHz
30.000MHz~65.000MHz
60.000MHz~99.999MHz
100.000MHz~150.000MH
z
E.S.R
(
Ω)
50Max
30Max
20Max
20Max
50Max
40Max
90Max
60Max
Mode
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Third
Overtone
Third
Overtone
Third
Overtone
Fundamental/
AT
DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com
Please advise: What does it mean to use the system clock? Thanks!
I have a question: system clock, instruction cycle, clock cycle, external crystal oscillator, internal crystal oscillator. I have been asking about these things for a long time, but I still don't unde...
xzl Embedded System
Design of USB communication system based on MSP430
[font=宋体][color=#000000][size=12px]The teacher gave me a MSP430F5529 board. The graduation project was to design a USB communication system based on MSP430. I was asked to do it myself. But I don't kn...
路人甲xc Microcontroller MCU
How to design and implement dual network card hot backup (dual network card redundant backup) (2)?
Hello? Under WIN2000, Ethernet network, dual network card hot backup, that is, if one network card is broken, the other redundant network card will hot switch, and the two network cards have the same ...
standby Embedded System
LPC1768 timer issue
void timer0Init (unsigned int fz0) {LPC_TIM0->TCR= 0x02;LPC_TIM0->IR= 1;LPC_TIM0->CTCR = 0;LPC_TIM0->TC= 0;LPC_TIM0->PR= 0;LPC_TIM0->MR0= SystemFrequency /(4*fz0);LPC_TIM0->MCR= 0x03;LPC_TIM0->TCR= 0x...
yunhai14 NXP MCU
Experts will teach you how to build power-optimized designs using the new generation of FPGAs
[color=#666666][font=Sung][size=9pt][font=宋体][/font][/size][/font][/color] [color=#666666][font=Sung][size=9pt][font=宋体][b]Experts are here to teach you how to build power-optimized designs with the n...
银座水王 FPGA/CPLD
USB filter driver: Problem constructing IRP to read sector 0 of USB disk in OnStartDevice
Develop a USB disk filter driver, construct an IRP in OnStartDevice, the function number is IRP_MJ_READ, and then send this IRP packet to read sector 0 of the USB disk, but it cannot be read. Code: /*...
anliday Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 785  2383  213  2552  2927  16  48  5  52  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号