EEWORLDEEWORLDEEWORLD

Part Number

Search

D3A2000T30301EFC-G

Description
Parallel - Fundamental Quartz Crystal, 3.2MHz Nom, HC-49/U, 3 PIN
CategoryPassive components    Crystal/resonator   
File Size698KB,3 Pages
ManufacturerDB Lectro Inc
Environmental Compliance  
Download Datasheet Parametric View All

D3A2000T30301EFC-G Overview

Parallel - Fundamental Quartz Crystal, 3.2MHz Nom, HC-49/U, 3 PIN

D3A2000T30301EFC-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1390503453
package instructionHC-49/U, 3 PIN
Reach Compliance Codeunknown
Other featuresAT-CUT; TR
Ageing3 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.001%
frequency tolerance30 ppm
load capacitance30 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency3.2 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.65XH13.46 (mm)/L0.435XB0.183XH0.53 (inch)
Series resistance100 Ω
surface mountNO
QUARTZ CRYSTAL
Holder Code A, RESISTANCE WELDED HC-49/U PACKAGE
FEATURE
Height 13.46mm
A resistance weld completely sealed type
The tight frequency stability
Copes with high density mounting and is the optimum for
mass production
Lead Free & RoHS Compliant
ELECTRICAL SPECIFICATIONS
Nominal frequency:
Oscillation mode:
Operating temperature range
Storage temperature range
Frequency tolerance:
Frequency stability
Load capacitance:
Equivalent series resistance
Parallel capacitance(Co):
Drive level
Insulation resistance:
1.8432MHz to 150.000MHz
See below table
-20℃--+70℃ (Typical), -10℃ ~ +60℃,
-40℃ ~ +85℃, or specify
-40℃--+85℃
±30PPM
at 25±2℃ (Typical), or specify
±50PPM
over -20~70℃ (Typical), or specify
16pF, 18pF, 20pF, 30pF, series, or specify
See below table
7PF Max
100 µW Typical
More than 500MΩ AT DC100V
EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE
Frequency Range
1.843MHz~1.999MHz
2.000MHz~2.399MHz
2.400MHz~2.999MHz
3.000MHz~3.199MHz
3.200MHz~3.499M
Hz
3.500MHz~3.899MHz
3.900MHz~4.099MHz
4.100MHz~5.999MHz
E.S.R
(
Ω)
350Max
300Max
200Max
150Max
100Max
90Max
70Max
60Max
Mode
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Fundamental/AT
Frequency Range
6.000MHz~6.999MHz
7.000MHz~9.999MHz
10.000MHz~12.999MHz
13.000MHz~30.000MHz
24.000MHz~29.999MHz
30.000MHz~65.000MHz
60.000MHz~99.999MHz
100.000MHz~150.000MH
z
E.S.R
(
Ω)
50Max
30Max
20Max
20Max
50Max
40Max
90Max
60Max
Mode
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Fundamental/
AT
Third
Overtone
Third
Overtone
Third
Overtone
Fundamental/
AT
DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com
After four years as a security thug, where is the future of money?
A friend's experience is like my own, so I'd like to share it with you. I work in a security product manufacturing company. I do both software and hardware, pre-sales and after-sales services, on-site...
banana Industrial Control Electronics
Is it easy to find a job after learning Linux device driver?
I am currently learning Linux device drivers, based on the ARM9 processor. Some netizens say that it is difficult to find a job with this knowledge, as it is basically about porting. Most companies do...
gwm1224 Linux and Android
Could you help me see where the problem lies?
First of all, thank you for the enthusiastic help of Blue Eye Fox. The serial port has not been adjusted yet. Please help me look at the following simple problem description: AT89C2051 microcontroller...
xuzongjin MCU
VS2005 simulator problem
After I hard reset my WM5.0 PocketPc emulator, the mouse click on the screen is no longer working. Today I also hard reset the 2003 emulator, and the above problem also occurred. How can I solve this ...
gongjun51201314 Embedded System
MSP430F5438 I2C learning—AT24C02 code implementation
void ucb0_config(void) { P3SEL &= ~BIT2; // P3.2@UCB0SCL P3DIR |= BIT2; P3OUT |= BIT2; // Output 9 clocks to restore the I2C bus state for( uint8_t i= 0; i <9 ; i++) { P3OUT |= BIT2; __delay_cycles(80...
Aguilera Microcontroller MCU
How to add constraints when the signals in FPGA are of equal length?
There is a set of input signals, and I hope the delay from the IPAD to the first-level register is as consistent as possible. How can I add constraints?Here’s how: As the input signal, you can use the...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2667  219  830  2320  2390  54  5  17  47  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号