EEWORLDEEWORLDEEWORLD

Part Number

Search

346760001

Description
.64mm cavity plug
File Size344KB,3 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet View All

346760001 Overview

.64mm cavity plug

This document was generated on 04/12/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Description:
Documents:
Drawing (PDF)
0346760001
Active
.64mm Cavity Plug
RoHS Certificate of Compliance (PDF)
General
Product Family
Series
Product Name
Crimp Housings
34676
N/A
Series
image - Reference only
EU RoHS
China RoHS
ELV and RoHS
Compliant
REACH SVHC
Not Reviewed
Halogen-Free
Status
Not Reviewed
Need more information on product
environmental compliance?
Email productcompliance@molex.com
For a multiple part number RoHS Certificate of
Compliance, click here
Please visit the Contact Us section for any
non-product compliance questions.
Physical
Gender
Glow-Wire Compliant
Number of Rows
Packaging Type
Panel Mount
Pitch - Mating Interface (in)
Pitch - Mating Interface (mm)
Temperature Range - Operating
Plug
No
0
Bag
N/A
0.000 In
0.00 mm
N/A
Material Info
Reference - Drawing Numbers
Sales Drawing
7U5T-10C930-FA, SD-34676-000
Search Parts in this Series
34676Series
This document was generated on 04/12/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
How to understand the AC equipotential mentioned in course 3.3.4
[size=5][b]Discussion based on the lecture on basic knowledge of electronic circuits [url=https://training.eeworld.com.cn/course/3818]https://training.eeworld.com.cn/course/3818[/url][/b][/size] How s...
鬼谷第九 Power technology
Request carrier transmitter and carrier receiver schematic diagram
[i=s] This post was last edited by paulhyde on 2014-9-15 09:50 [/i] Requirements for carrier transmitter: It is composed of COMS gate circuits and RC components. Wide and narrow pulse sequences modula...
yuda868 Electronics Design Contest
How to control the level of IO port during FPGA programming
RT uses an Altera FPGA. When programming the JTAG, the other IO ports will be pulled high instead of tri-state, which will burn out my peripheral circuits. Is there any way to configure it? Set the st...
jatamatadada FPGA/CPLD
Has anyone used Keil uVision4 or tkstudio to write LPC1114 programs in assembly?
As the title says, if you have one, could you send me a simple routine? Or tell me the general idea, thank you! My email address is: psmeng@gmail.com...
kanoka NXP MCU
U.S. high-tech export controls: Why are ADCs more stringent than DACs?
[i=s] This post was last edited by dontium on 2015-1-23 13:21 [/i] I would like to ask a question here to test you: Generally, the export control on ADC is quite strict, while DAC is often not so stri...
clark Analogue and Mixed Signal
Help on sreg issue
I want to change the PM+ project to IAR, and I encounter the keyword sreg. Could you please tell me how to implement it in IAR?...
gslgd Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 124  1235  1110  1313  829  3  25  23  27  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号