EEWORLDEEWORLDEEWORLD

Part Number

Search

FMXMB3118IDF-03.200000M

Description
Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size260KB,1 Pages
ManufacturerFrequency Management International
Environmental Compliance
Download Datasheet Parametric View All

FMXMB3118IDF-03.200000M Overview

Quartz Crystal,

FMXMB3118IDF-03.200000M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145048729440
package instructionHC-49/US, 2 PIN
Reach Compliance Codecompliant
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level50 µW
frequency stability0.001%
frequency tolerance40 ppm
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency3.2 MHz
Maximum operating temperature60 °C
Minimum operating temperature-30 °C
physical sizeL11.5XB4.65XH3.0 (mm)/L0.453XB0.183XH0.118 (inch)
Series resistance180 Ω
surface mountNO
FMXMB
SERIES
Thru-hole Crystals
Low Profile
Thru-Hole Package
Multiple Package Heights
Low Cost
HC-49/US
SPECIFICATIONS
Issue 6 - 10182012
Parameter
Frequency Range
Operation Mode
Load Capacitance (CL)
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Equivalent Series Resistance (ESR)
Shunt Capacitance (C0)
Drive Level
Aging @ 25°C
All specifications subject to change without notice.
Specification
3.2 - 90 MHz
See Operation Mode and ESR Table
18 pF Std., 8 - 60 pF and Series available
±30 ppm @ 25°C Std. (See Cal. Tol. for Options)
±50 ppm Std. (See Temp. Tol. for Options)
0 to +70°C Std. (See Temp. Range for Options)
-55 to +125°C
See Operation Mode and ESR Table
7 pF max.
50 uW typical, 1 mW max.
±5 ppm per year max.
HC-49/US
OPERATION MODE AND ESR TABLE
Frequency (MHz)
3.200 - 5.999
6.000 - 7.999
8.000 - 9.999
10.00 - 14.99
15.000 - 40.000
27.000 - 70.000
MODE
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
3
rd
Overtone
MAX ESR (Ohms)
180
100
70
60
40
120
DIMENSION “H” TABLE
STANDARD MARKING
FMI XX.XXX
XX.XXX FREQUENCY in MHz
Package
B1
B2
B3
Max. Height
0.161” (4.1mm)
0.126” (3.2mm)
0.118” (3.0mm)
NOTE: Standard Specifications for product indicated in
color
Dimensions:
Inches
(mm)
PART DESCRIPTION SYSTEM
MARKING: See Page 52, Format A
FMXM B1 1 18 H J A - XX.XXXXXXM - CM
Product Family
Crystal
Package
B1,
B2 or B3
Mode
1 - Fundamental
3 - 3rd Overtone
Load Cap. (CL)
18 - Standard (pF)
00 - Series
## - Custom (pF)
Cal.
D
E
F
G
H
I
J
X
Tol. @ 25°C
±10 ppm
±15 ppm
±20 ppm
±25 ppm
±30 ppm
±40 ppm
±50 ppm
Custom
*Temp. Tol.
D ±10 ppm
E ±15 ppm
F ±20 ppm
G ±25 ppm
H ±30 ppm
I ±40 ppm
J ± 50 ppm
X Custom
Frequency (MHz)
Temp. Range
**
A 0 to 70 °C
B -20 to 70 °C
C -40 to 85 °C
D -10 to 50 °C
E -10 to 60 °C
F -30 to 60 °C
J 0 to 50 °C
X Custom
Options
BI - Base Insulator
LT - Lead Trimming
LF - Lead Forming
PD - Parameter Data
TD - Temp. Data
CM - Custom Mark
BLANK - None Req’d.
**Check with us for availability.
-55°C TO +125°C Available, Limited Stability Options,
please consult the factory.
1-800-800-XTAL
[9825]
www.fmi-inc.com
11
power supply
Can a 1.5V dry cell and two capacitors produce a short-term 3V voltage?...
芯风作浪 Power technology
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures
How to write a Camera application based on DirectShow technology under WINCE60? Just like the camera application made on PC through DirectShow technology, it can browse and take pictures....
5151515151 Embedded System
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration Technology
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration TechnologyClick here to enter the live broadcastLive broadcast time: 10:00-11:30 am,...
EEWORLD社区 FPGA/CPLD
What are the development software of Xilinx?
Dear experts, I would like to ask, what are the software for developing Xilinx? Do they have commands to keep the specified reg from being optimized? ?...
eeleader FPGA/CPLD
Schematic diagram - How does this circuit achieve the self-locking function of the switch?
[i=s]This post was last edited by Plakatu on 2022-3-4 09:08[/i]The circuit is as shown above. Note: The switch is a touch switch and has no self-locking function. *************************************...
普拉卡图 Analog electronics
Power group matching table
[i=s] This post was last edited by dontium on 2015-1-23 13:24 [/i] Resistance matching table...
linming123 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 441  2251  1020  1444  845  9  46  21  30  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号