≤ 5.5 V; all minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted; all typical specifications are at T
A
= 25°C, V
DD1
= V
DD2
= 5 V.
Table 1.
Parameter
DC SPECIFICATIONS
Input Supply Current per Channel, Quiescent
Output Supply Current per Channel, Quiescent
ADuM3300, Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRW and CRW Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRW Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM3301, Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRW and CRW Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRW Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
For All Models
Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
Symbol
I
DDI (Q)
I
DDO (Q)
Min
Typ
0.66
0.39
Max Unit
0.97
0.55
mA
mA
Test Conditions
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
2.4
1.1
7.0
2.7
54
15
3.3
2.1
8.1
3.6
77
31
mA
mA
mA
mA
mA
mA
DC to 1 MHz logic signal freq.
DC to 1 MHz logic signal freq.
5 MHz logic signal freq.
5 MHz logic signal freq.
45 MHz logic signal freq.
45 MHz logic signal freq.
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
I
IA
, I
IB
, I
IC
,
I
ID
, I
E1
, I
E2
V
IH
, V
EH
V
IL
, V
EL
V
OAH
, V
OBH
,
V
OCH
, V
ODH
V
OAL
, V
OBL
,
V
OCL
, V
ODL
−10
2.0
2.0
1.6
5.5
3.9
41
28
3.1
2.3
6.9
5.4
57
41
mA
mA
mA
mA
mA
mA
μA
V
V
V
V
V
V
V
DC to 1 MHz logic signal freq.
DC to 1 MHz logic signal freq.
5 MHz logic signal freq.
5 MHz logic signal freq.
45 MHz logic signal freq.
45 MHz logic signal freq.
0 ≤ V
IA
, V
IB
, V
IC
, V
ID
≤ V
DD1
or V
DD2
,
0 ≤ V
E1
, V
E2
≤ V
DD1
or V
DD2
+0.01 +10
0.8
V
DD1
, V
DD2
− 0.1 5.0
V
DD1
, V
DD2
− 0.4 4.8
0.0
0.04
0.2
0.1
0.1
0.4
I
Ox
= −20 μA, V
Ix
= V
IxH
I
Ox
= −4 mA, V
Ix
= V
IxH
I
Ox
= 20 μA, V
Ix
= V
IxL
I
Ox
= 400 μA, V
Ix
= V
IxL
I
Ox
= 4 mA, V
Ix
= V
IxL
SWITCHING SPECIFICATIONS
ADuM330xARW
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse-Width Distortion, |t
PLH
− t
PHL
|
5
Propagation Delay Skew
6
Channel-to-Channel Matching
7
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD/OD
1
50
65
1000 ns
Mbps
100 ns
40
ns
50
ns
50
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
Rev. 0 | Page 3 of 20
ADuM3300/ADuM3301
Parameter
ADuM330xBRW
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse-Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
ADuM330xCRW
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse-Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
For All Models
Output Disable Propagation Delay
(High/Low-to-High Impedance)
Output Enable Propagation Delay
(High Impedance-to-High/Low)
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity
at Logic High Output
8
Common-Mode Transient Immunity
at Logic Low Output
8
Refresh Rate
Input Dynamic Supply Current per Channel
9
Output Dynamic Supply Current per Channel
9
1
2
Symbol
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
Min
Typ
Max Unit
100
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
Test Conditions
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
10
20
32
5
50
3
15
3
6
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
90
18
8.3
120
27
0.5
3
11.1
32
2
10
2
5
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
t
PHZ
, t
PLH
t
PZH
, t
PZL
t
R
/t
F
|CM
H
|
|CM
L
|
f
r
I
DDI (D)
I
DDO (D)
6
6
2.5
35
35
1.2
0.20
0.05
8
8
ns
ns
ns
kV/μs
kV/μs
Mbps
mA/Mbps
mA/Mbps
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
V
Ix
= V
DD1
/V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
V
Ix
= 0 V, V
CM
= 1000 V,
transient magnitude = 800 V
25
25
All voltages are relative to their respective ground.
The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.
See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through
Figure 12 for total V
DD1
and V
DD2
supply currents as a function of data rate for ADuM3300/ADuM3301 channel configurations.
3
The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
4
The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
5
t
PHL
propagation delay is measured from the 50% level of the falling edge of the V
Ix
signal to the 50% level of the falling edge of the V
Ox
signal. t
PLH
propagation delay is
measured from the 50% level of the rising edge of the V
Ix
signal to the 50% level of the rising edge of the V
Ox
signal.
6
t
PSK
is the magnitude of the worst-case difference in t
PHL
or t
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
7
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
8
CM
H
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
O
> 0.8 V
DD2
. CM
L
is the maximum common-mode voltage slew rate
that can be sustained while maintaining V
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
magnitude is the range over which the common mode is slewed.
9
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current
for a given data rate.
Rev. 0 | Page 4 of 20
ADuM3300/ADuM3301
ELECTRICAL CHARACTERISTICS—3 V OPERATION
1
2.7 V ≤ V
DD1
≤ 3.6 V, 2.7 V ≤ V
DD2
≤ 3.6 V; all minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted; all typical specifications are at T
Today is the last day of the event, and it happens to be the weekend, so I have some time to write (I have to work six days a week and get off work at 7 o'clock every day. After looking at the compute...
I have a question about using SourceInsight: When adding a project in SourceInsight, the default path of the file is absolute. How can I change it to a relative path so that it is easier to copy the p...
The temperature rise of such a large current buck is definitely a serious problem. Many large current bucks use separate MOS, so I was very surprised to see this.This "pair" of MOSFETs is very good, 5...
The manual says that Px_ODR can be used for bit output;the original text is as follows:Bit read-modify-write instructions (BSET, BRST) can be used on the DR register to drive an individual pin without...
Yesterday, when I was writing the program for the running lights, I planned to use PIO0 to implement the experiment of 12 running lights. The program was written in one go, and then I compiled and dow...
0. Introduction
In daily life, we often see some special-purpose vehicles. When these vehicles pass through intersections, they often obtain the right of way at intersections by temporarily op...[Details]
This paper designs a dot matrix LED text display screen that is easy to update, expandable, and low-cost. The way to reduce costs is
① Use the Bluetooth data transmission function of mobile ph...[Details]
Vertical cavity surface emitting lasers (VCSELs) are gradually replacing traditional edge emitting lasers, especially in low bandwidth and short-distance communication systems where cost factors ar...[Details]
PV inverter manufacturer SMA has launched its first DC arc fault circuit interrupter (AFCI) PV inverter and has received UL certification.
The new SunnyBoy AFCI inverter models include 3000-US...[Details]
Among the many members of the single-chip microcomputer family, the MCS-51 series of single-chip microcomputers has occupied the main market of industrial measurement and control and automation eng...[Details]
From the previous section, we have learned that the timer/counter in the microcontroller can have multiple uses, so how can I make them work for the purpose I need? This requires setting the timer/...[Details]
Spatial Division Multiplexing (SDM) MIMO processing can significantly improve spectrum efficiency and thus greatly increase the capacity of wireless communication systems. Spatial Division Multip...[Details]
LED light sources have many environmental advantages, but early products still have certain technical bottlenecks in heat dissipation and high brightness design that cannot be broken through....[Details]
Introduction
Today, as IC (integrated circuit) has developed to a super-large scale, IC design based on IP (Intellectual Property) cores and their reuse are important means to ensure the ef...[Details]
Zarlink Semiconductor has developed an ultra-low-power RF transceiver chip for pacemakers, neurostimulators, drug pumps, and other such implantable medical devices. It has high data rates, low power c...[Details]
Every time I go home and walk up the stairs, I am always scared. The corridor lights are often broken, and no one changes the bulbs, or they are not smart enough and need to be operated manually. E...[Details]
LED is now known as the fourth generation of light sources. High-power LED has many advantages over traditional light sources in outdoor lighting.
1 LED lamps have high light efficiency
C...[Details]
The capacity of a battery depends on the amount of charge and discharge, in addition to some factors of the battery itself. Obviously, if the charge and discharge of the battery can be recorded all...[Details]
This article focuses on closing the feedback loop of an isolated power supply using a TL431 shunt regulator. The article discusses a method to extend the bandwidth of the power supply control loop ...[Details]
0 Introduction
With the rapid development of modern power electronics technology, various power electronic devices have been widely used in various fields such as power systems, industry, an...[Details]
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
