EEWORLDEEWORLDEEWORLD

Part Number

Search

ISPL1048E-125LTI

Description
high-density programmable logic
File Size156KB,16 Pages
ManufacturerAll Sensors
Download Datasheet View All

ISPL1048E-125LTI Overview

high-density programmable logic

ispLSI 1048E
®
High-Density Programmable Logic
Features
• HIGH DENSITY PROGRAMMABLE LOGIC
— 8,000 PLD Gates
— 96 I/O Pins, Twelve Dedicated Inputs
— 288 Registers
— High-Speed Global Interconnects
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— Functionally and Pin-out Compatible to ispLSI 1048C
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 125 MHz Maximum Operating Frequency
t
pd
= 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Eraseable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
• IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP™) 5V Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispLSI DEVELOPMENT TOOLS
ispVHDL™ Systems
— VHDL/Verilog-HDL/Schematic Design Options
— Functional/Timing/VHDL Simulation Options
ispDS+™ VHDL Synthesis-Optimized Logic Fitter
— Supports Leading Third-Party Design Environments
for Schematic Capture, Synthesis and Timing
Simulation
— Static Timing Analyzer
ispDS™ Software
— Lattice HDL or Boolean Logic Entry
— Functional Simulator and Waveform Viewer
ISP Daisy Chain Download Software
Functional Block Diagram
Output Routing Pool
F7 F6 F5 F4 F3 F2 F1 F0
A0
Output Routing Pool
Output Routing Pool
E7 E6 E5 E4 E3 E2 E1 E0
D7
D5
Output Routing Pool
0139G1A-isp
D Q
A1
A2
A3
A4
A5
A6
A7
B0 B1 B2 B3 B4 B5 B6 B7
Output Routing Pool
D6
Logic
D Q
Global Routing Pool (GRP)
Array
D Q
GLB
D4
D3
D2
D1
D0
D Q
C0 C1 C2 C3 C4 C5 C6 C7
Output Routing Pool
CLK
Description
The ispLSI 1048E is a High-Density Programmable Logic
Device containing 288 Registers, 96 Universal I/O pins,
12 Dedicated Input pins, four Dedicated Clock Input pins,
two dedicated Global OE input pins, and a Global Routing
Pool (GRP). The GRP provides complete interconnectivity
between all of these elements. The ispLSI 1048E fea-
tures 5V in-system programmability and in-system
diagnostic capabilities. The ispLSI 1048E offers non-
volatile reprogrammability of the logic, as well as the
interconnect to provide truly reconfigurable systems. A
functional superset of the ispLSI 1048 architecture, the
ispLSI 1048E device adds two new global output enable
pins and two additional dedicated inputs.
The basic unit of logic on the ispLSI 1048E device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1…F7 (see Figure 1). There are a total of 48 GLBs in the
ispLSI 1048E device. Each GLB has 18 inputs, a pro-
grammable AND/OR/Exclusive OR array, and four outputs
which can be configured to be either combinatorial or
registered. Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any other GLB on the device.
Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-800-LATTICE; FAX (503) 681-3037; http://www.latticesemi.com
July 1998
1048E_08
1
How to set up 430ADC and DAC modules to work simultaneously
Hello everyone, when I was doing a small experiment with the 430 microcontroller, there was no problem when I used the ADC and DAC modules separately. But when I wanted to use the 430 ADC to check the...
Rephontil Microcontroller MCU
Integrated stepper control and drive functions with an intelligent chip
[b][font=宋体][size=12pt] [/size][/font][/b] [b][font=宋体][size=12pt] Stepper Motor Control and Drive Integrated Chip[/size][/font][/b][b][size=12pt][font=Times New Roman]TMC223[/font][/size][/b][b][font...
trinamic Industrial Control Electronics
Controlling a large number of objects
My goal is to control 1000 (or more) nodes, each node has two or three switches, which can be controlled independently, and the distance between nodes is about 15cm. For the convenience of wiring, I t...
hjj000 Embedded System
Celebrating Programmers Day
The 28thday of each year is Programmer's Day, a special day (September 13th in a common year and September 12th in a leap year). The number 256 was chosen because it is the maximum value that can be r...
dcexpert Talking
NXP LPC1768 BMW Development Board Chapter 27 BMW 1768--TFT4.3 Screen Flashing
[b][font=宋体][size=16pt]Chapter 27[/size][/font][font=宋体][size=16pt]BMW[/size][/font][font=宋体][size=16pt]1768[/size][/font][font=宋体][size=16pt]——TFT4.3[/font][font=宋体]Screen Refresh[/font][/size][/font...
旺宝电子 NXP MCU
A comprehensive look at digital temperature sensor specifications
To achieve optimal performance and ensure system robustness, system monitoring measurements are necessary. One typical measurement that is required is the ambient temperature. Using a simple digital t...
cobble1 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 126  2869  257  901  760  3  58  6  19  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号