2000PPS392K05A datasheet, PDF - EEWORLD Datasheet

2000PPS392K05A: DescriptionFilm Capacitor, Polypropylene, 2000V, 0.0039uF; CategoryPassive components capacitor; File Size134KB，1 Pages; ManufacturerIBS Electronics Inc

Download Datasheet Parametric View All

2000PPS392K05A Overview

Film Capacitor, Polypropylene, 2000V, 0.0039uF

Parameter Name	Attribute value
Objectid	1209429214
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	0.0039 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
Manufacturer's serial number	PPS
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Radial
Rated (DC) voltage (URdc)	2000 V
series	PPS
Terminal pitch	12.5 mm

TI June Embedded Theme Month Live Broadcast, Every Session is Wonderful and Brings Good Luck: [size=3]Event details>>[url=https://www.eeworld.com.cn/huodong/TI_EP_month_Webinar_201806/][b][color=#0000ff][backcolor=transparent][font=宋体]The second wave[/font][/backcolor][backcolor=transparent][f...; EEWORLD社区 TI Technology Forum

A novice needs help. How can I achieve the output of positive and negative 375V DC from the front-end transformer through a rectifier bridge or other circuits?: [color=#333333][font=Arial, 微软雅黑][size=14px]RT, now I am making a power transmission module. The module output needs to be in the form of positive and negative 375V. It can output +375V and -375V sepa...; jnsun007 Power technology

12-Lead ECG Reference Design: >>12-lead ECG reference design [media=x,500,375]http://v.youku.com/v_show/id_XNzkyODQ0NDg4.html[/media]...; 雨中 ADI Reference Circuit

430 and PC serial port communication: How to connect MSP430F149 to PC via USB to serial port...; 123xt Microcontroller MCU

FPGA DSP communication, using EMIF interface: Has anyone done FPGA-DSP communication? I use the EMIF interface. I use the internal fifo on the FPGA. How do I connect the fifo interface to the DSP pins? My current result is that the receiving is n...; wangyaoli FPGA/CPLD

Several classic FPGA verification books: SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...; arui1999 Download Centre

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ