CS4207
Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
DIGITAL to ANALOG FEATURES
DAC1 (Headphone)
ANALOG to DIGITAL FEATURES
ADC1 & ADC2
–
–
–
–
–
–
–
–
101 dB Dynamic Range (A-wtd)
-89 dB THD+N
Integrated Negative-voltage Regulator
No DC-blocking Capacitor Required
50 mW Power/Channel into 16
Ω
110 dB Dynamic Range (A-wtd)
-94 dB THD+N
Differential Balanced or Single-ended
Headphone Amplifier - GND Centered
–
–
–
–
DAC2 & DAC3 (Line Outs)
105 dB Dynamic Range (A-wtd)
-88 dB THD+N
Differential Balanced or Single-ended
Inputs
Analog Programmable Gain Amplifier
(PGA) ±12 dB, 1.0 dB Steps, with Zero
Cross Transitions and Mute
Pre-amplifier with Selectable 0 dB, +10 dB,
+20 dB, and +30 dB Gain Settings
Programmable, Low-noise MIC Bias Level
MIC Inputs
–
–
Each DAC Supports 32 kHz to 192 kHz Sample
Rates Independently.
Digital Volume Control
Each ADC Supports 8 kHz to 96 kHz Sample
Rates Independently
Additional Digital Attenuation Control
–
–
+6.0 dB to -57.5 dB in 0.5 dB Steps
Zero Cross and/or Soft Ramp Transitions
Independent Support of D0 and D3 Power
States for Each DAC
Fast D3 to D0 Transition
–
–
-13.0 dB to -51.0 dB in 1.0 dB steps
Zero Cross and/or Soft Ramp Transitions
Digital Interface for Two Dual Digital Mic Inputs
Independent Support of D0 and D3 Power
–
Audio Playback in Less Than 50 ms
States for Each ADC
VD
(1.5 V to 1.8 V)
VA, VA_REF
(3.3 V to 5.0 V)
VA_HP
(3.3 V to 5.0 V)
Chrg
Pump
Buck
+VHP
Chrg
Pump
Invert
-VHP
Level Translator
Vol/Mute
HD
Audio
Interface
SRC &
Multibit
ΔΣ
Modulator
SRC &
Multibit
ΔΣ
Modulator
SRC &
Multibit
ΔΣ
Modulator
Digital
Filter &
SRC
Digital
Filter &
SRC
2-Chnl
DAC1
2-Chnl
DAC2
2-Chnl
DAC3
Headphone
Amp - GND
Centered
Line
Out
Line
Out
Left HP Out
Right HP Out
+Left Line Out
-
+
Right Line Out
-
+Left Line Out
-
+
Right Line Out
-
HD Audio
Bus
VL_HD
(1.5 V to 3.3 V)
GPIO
S/PDIF OUT 2
S/PDIF OUT 1
VL_IF
(3.3 V)
S/PDIF IN
D-Mic Clock
D-Mic In
Vol/Mute
GPIO
SPDIF
TX2
SPDIF
TX1
HD Bus
Fs
Vol/Mute
Level Translator
Vol/Boost/
Mute
2-Chnl
ADC1
PGA
+
- Line/Mic In L
Line/Mic In R
+
+
- Mic/Line In L
+Mic/Line In R
-
Mic Bias
SENSE_A
128Fs Clock
Multiplier
SPDIF
RX SRC
Vol/Boost/
Mute
2-Chnl
ADC2
PGA
MIC
Bias
SPDIF
RX
Jack
Sense
http://www.cirrus.com
Copyright
Cirrus Logic, Inc. 2009
(All Rights Reserved)
APR '09
DS880F1
CS4207
Digital Audio Interface Receiver
Complete EIAJ CP1201, IEC-60958, S/PDIF
General Description
The CS4207 is a highly integrated multi-channel low-
power HD Audio CODEC featuring 192 kHz DACs,
96 kHz ADCs, 192 kHz S/PDIF Transmitters and Re-
ceiver, Microphone pre-amp and bias voltage, and a
ground centered Headphone driver. Based on multi-bit,
delta-sigma modulation, it allows infinite sample rate
adjustment between 32 kHz and 192 kHz.
The ADC input path allows control of a number of fea-
tures. The microphone input path includes a selectable
programmable-gain pre-amplifier stage and a low-noise
MIC bias voltage supply. A PGA is available for line and
microphone inputs and provides analog gain with soft
ramp and zero cross transitions. The ADC also features
an additional digital volume attenuator with soft ramp
transitions.
The stereo headphone amplifier is powered from a sep-
arate internally generated positive supply, with an
integrated charge pump providing a negative supply.
This allows a ground-centered analog output with a
wide signal swing and eliminates external DC-blocking
capacitors.
The integrated digital audio interface receiver and trans-
mitters utilize a 24-bit, high-performance, monolithic
CMOS stereo asynchronous sample rate converter to
clock align the PCM samples to/from the S/PDIF inter-
faces. Auto detection of non-PCM encoded data
disables the sample rate conversion to preserve bit ac-
curacy of the data.
In addition to its many features, the CS4207 operates
from a low-voltage analog and digital core, making this
part ideal for portable systems that require low power
consumption in a minimal amount of space.
The CS4207 is available in a 48-pin WQFN package in
both Automotive (-40°C to +105°C) and Commercial (-
40°C to +85°C) grades. The CS4207 Customer Demon-
stration board is also available for device evaluation and
implementation suggestions. Please refer to
“Ordering
Information” on p 142
for complete ordering
information.
Compatible Receiver
32 kHz to 192 kHz Sample Rate Range
Automatic Detection of Compressed Audio
Streams
Integrated Sample Rate Converter
–
–
–
–
128 dB Dynamic Range
-120 dB THD+N
Supports Sample Rates up to 192 kHz
1:1 Input/Output Sample Rate Ratios
Digital Audio Interface Transmitters
Two Independent EIAJ CP1201, IEC-60958,
S/PDIF Compatible Transmitters
32 kHz to 192 kHz Sample Rate Range
System Features
Very Low D3 Power Dissipation of <7 mW
–
–
Jack Detect Active in D3
HDA Bus BITCLK not required for D3 State
Jack Detect Does not Require HDA Bus
BITCLK
All Configuration Settings are Preserved in D3
State
Pop/Click Suppression in State Transitions
Detects Wake Event and Generates Power
State Change Request when HDA Bus
Controller is in D3
Variable Power Supplies
– 1.5 V to 1.8 V Digital Core Voltage
– 3.3 V to 5.0 V Analog Core Voltage
– 3.3 V to 5.0 V Headphone Drivers
– 1.5 V to 3.3 V HD Bus Interface Logic
– 3.3 V Interface Logic levels for GPIO,
S/PDIF, and Digital Mic.
Individual Power-down Managed
–
ADCs, DACs, PGAs, Headphone Driver,
S/PDIF Receiver, and Transmitters
2
DS880F1
CS4207
TABLE OF CONTENTS
1. PIN DESCRIPTIONS .............................................................................................................................. 8
1.1 CS4207 Pinout: ................................................................................................................................ 8
1.2 Digital I/O Pin Characteristics ........................................................................................................ 10
2. TYPICAL CONNECTION DIAGRAMS ................................................................................................. 11
3. CHARACTERISTIC AND SPECIFICATIONS ...................................................................................... 13
RECOMMENDED OPERATING CONDITIONS .................................................................................. 13
ABSOLUTE MAXIMUM RATINGS ...................................................................................................... 13
ANALOG INPUT CHARACTERISTICS (COMMERCIAL - CNZ) ......................................................... 14
ANALOG INPUT CHARACTERISTICS (AUTOMOTIVE - DNZ) ......................................................... 15
ADC DIGITAL FILTER CHARACTERISTICS ...................................................................................... 16
DIGITAL MICROPHONE CHARACTERISTICS .................................................................................. 16
ANALOG OUTPUT CHARACTERISTICS (COMMERCIAL - CNZ) ..................................................... 17
ANALOG OUTPUT CHARACTERISTICS (AUTOMOTIVE - DNZ) ..................................................... 19
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE ............................. 21
DC ELECTRICAL CHARACTERISTICS .............................................................................................. 21
DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS .................................................... 22
HD AUDIO BUS SPECIFICATIONS & CHARACTERISTICS .............................................................. 22
S/PDIF TRANSMITTER/RECEIVER SPECIFICATIONS & CHARACTERISTICS .............................. 22
POWER CONSUMPTION ................................................................................................................... 23
4. CODEC RESET AND INITIALIZATION ............................................................................................... 24
4.1 Link Reset ...................................................................................................................................... 24
4.2 Function Group Reset .................................................................................................................... 24
4.3 Codec Initialization ......................................................................................................................... 24
4.4 D3 Lower Power State Support ..................................................................................................... 25
4.5 Extended Power States Supported (EPSS) ................................................................................... 25
4.6 Power State Settings Reset (PS-SettingsReset) ........................................................................... 27
4.7 Register Settings Across Resets ................................................................................................... 28
5. PRESENCE DETECTION ..................................................................................................................... 30
5.1 Jack Detection Circuit .................................................................................................................... 30
5.1.1 Presence Detection and Unsolicited Response .................................................................... 30
5.1.2 S/PDIF Receiver Presence Detect ........................................................................................ 31
6. HD AUDIO CODEC SUPPORTED VERBS AND RESPONSES ......................................................... 32
6.1 Software Programming Model ....................................................................................................... 32
6.1.1 Node ID Summary ................................................................................................................. 33
6.1.2 Pin Configuration Register Defaults ...................................................................................... 34
6.2 Root Node ...................................................................................................................................... 35
6.2.1 Vendor and Device ID ........................................................................................................... 35
6.2.2 Revision ID ............................................................................................................................ 35
6.2.3 Subordinate Node Count ....................................................................................................... 35
6.3 Audio Function Group (Node ID = 01h) ......................................................................................... 36
6.3.1 Subordinate Node Count ....................................................................................................... 36
6.3.2 Function Group Type ............................................................................................................. 36
6.3.3 Audio Function Group Capabilities ........................................................................................ 36
6.3.4 Supported PCM Size, Rates ................................................................................................. 37
6.3.5 Supported Stream Formats ................................................................................................... 38
6.3.6 Supported Power States ....................................................................................................... 38
6.3.7 GPIO Capabilities .................................................................................................................. 39
6.3.8 Power States ......................................................................................................................... 40
6.3.9 GPIO Data ............................................................................................................................. 41
6.3.10 GPIO Enable Mask .............................................................................................................. 42
6.3.11 GPIO Direction .................................................................................................................... 42
6.3.12 GPIO Sticky Mask ............................................................................................................... 42
DS880F1
3
CS4207
6.3.13 Subsystem ID ...................................................................................................................... 43
6.3.14 Function Reset .................................................................................................................... 43
6.4 DAC1, DAC2, DAC3 Output Converter Widgets (Node ID = 02h, 03h, 04h) ................................. 44
6.4.1 Audio Widget Capabilities ..................................................................................................... 44
6.4.2 Supported PCM Size, Rates ................................................................................................. 45
6.4.3 Supported Stream Formats ................................................................................................... 45
6.4.4 Supported Power States ....................................................................................................... 46
6.4.5 Output Amplifier Capabilities ................................................................................................. 46
6.4.6 Power States ......................................................................................................................... 47
6.4.7 Converter Stream, Channel ................................................................................................... 48
6.4.8 Converter Format .................................................................................................................. 48
6.4.9 Amplifier Gain/Mute ............................................................................................................... 50
6.5 ADC1, ADC2 Input Converter Widgets (Node ID = 05h, 06h) ....................................................... 52
6.5.1 Audio Widget Capabilities ..................................................................................................... 52
6.5.2 Supported PCM Size, Rates ................................................................................................. 53
6.5.3 Supported Stream Formats ................................................................................................... 53
6.5.4 Input Amplifier Capabilities .................................................................................................... 54
6.5.5 Connection List Length .......................................................................................................... 54
6.5.6 Supported Power States ....................................................................................................... 55
6.5.7 ADC1 Connection List Entry .................................................................................................. 55
6.5.8 ADC1 Connection Select Control .......................................................................................... 55
6.5.9 ADC2 Connection List Entry .................................................................................................. 56
6.5.10 ADC2 Connection Select Control ........................................................................................ 56
6.5.11 Power States ....................................................................................................................... 57
6.5.12 Converter Stream, Channel ................................................................................................. 58
6.5.13 Converter Format ................................................................................................................ 58
6.5.14 Amplifier Gain/Mute ............................................................................................................. 60
6.6 S/PDIF Receiver Input Converter Widget (Node ID = 07h) ........................................................... 62
6.6.1 Audio Widget Capabilities ..................................................................................................... 62
6.6.2 Supported PCM Size, Rates ................................................................................................. 63
6.6.3 Supported Stream Formats ................................................................................................... 63
6.6.4 Connection List Length .......................................................................................................... 64
6.6.5 Supported Power States ....................................................................................................... 64
6.6.6 Connection List Entry ............................................................................................................ 64
6.6.7 Power States ......................................................................................................................... 65
6.6.8 Converter Stream, Channel ................................................................................................... 66
6.6.9 Converter Format .................................................................................................................. 66
6.6.10 Digital Converter Control ..................................................................................................... 68
6.7 S/PDIF Transmitter 1, S/PDIF Transmitter 2 Output Converter Widgets (Node ID = 08h, 14h) .... 69
6.7.1 Audio Widget Capabilities ..................................................................................................... 69
6.7.2 Supported PCM Size, Rates ................................................................................................. 70
6.7.3 Supported Stream Formats ................................................................................................... 70
6.7.4 Supported Power States ....................................................................................................... 71
6.7.5 Power States ......................................................................................................................... 71
6.7.6 Converter Stream, Channel ................................................................................................... 72
6.7.7 Converter Format .................................................................................................................. 73
6.7.8 Digital Converter Control ....................................................................................................... 75
6.8 Headphone Pin Widget (Node ID = 09h) ....................................................................................... 77
6.8.1 Audio Widget Capabilities ..................................................................................................... 77
6.8.2 Pin Capabilities ...................................................................................................................... 77
6.8.3 Connection List Length .......................................................................................................... 78
6.8.4 Supported Power States ....................................................................................................... 78
6.8.5 Connection List Entry ............................................................................................................ 79
6.8.6 Power States ......................................................................................................................... 79
4
DS880F1
CS4207
6.8.7 Pin Widget Control ................................................................................................................ 80
6.8.8 Unsolicited Response Control ............................................................................................... 81
6.8.9 Pin Sense .............................................................................................................................. 81
6.8.10 Configuration Default ........................................................................................................... 83
6.9 Line Out 1 Pin Widget (Node ID = 0Ah) ......................................................................................... 84
6.9.1 Audio Widget Capabilities ..................................................................................................... 84
6.9.2 Pin Capabilities ...................................................................................................................... 85
6.9.3 Connection List Length .......................................................................................................... 85
6.9.4 Supported Power States ....................................................................................................... 86
6.9.5 Connection List Entry ............................................................................................................ 86
6.9.6 Power States ......................................................................................................................... 86
6.9.7 Pin Widget Control ................................................................................................................ 87
6.9.8 Unsolicited Response Control ............................................................................................... 88
6.9.9 Pin Sense .............................................................................................................................. 89
6.9.10 EAPD/BTL Enable ............................................................................................................... 89
6.9.11 Configuration Default ........................................................................................................... 90
6.10 Line Out 2 Pin Widget (Node ID = 0Bh) ....................................................................................... 91
6.10.1 Audio Widget Capabilities ................................................................................................... 91
6.10.2 Pin Capabilities .................................................................................................................... 92
6.10.3 Connection List Length ........................................................................................................ 92
6.10.4 Connection List Entry .......................................................................................................... 92
6.10.5 Pin Widget Control .............................................................................................................. 93
6.10.6 EAPD/BTL Enable ............................................................................................................... 94
6.10.7 Configuration Default ........................................................................................................... 95
6.11 Line In 1/Mic In 2, Mic In 1/Line In 2 Pin Widgets (Node ID = 0Ch, 0Dh) .................................... 96
6.11.1 Audio Widget Capabilities ................................................................................................... 96
6.11.2 Line In 1/Mic In 2 Pin Capabilities ....................................................................................... 97
6.11.3 Mic In 1/Line In 2 Pin Capabilities ....................................................................................... 97
6.11.4 Input Amplifier Capabilities .................................................................................................. 98
6.11.5 Supported Power States ..................................................................................................... 98
6.11.6 Power States ....................................................................................................................... 99
6.11.7 Line In 1/Mic In 2 Pin Widget Control ................................................................................ 100
6.11.8 Mic In 1/Line In 2 Pin Widget Control ................................................................................ 101
6.11.9 Unsolicited Response Control ........................................................................................... 101
6.11.10 Pin Sense ........................................................................................................................ 102
6.11.11 Mic In 1/Line In 2 EAPD/BTL Enable .............................................................................. 103
6.11.12 Line In 1/Mic In 2 Configuration Default .......................................................................... 103
6.11.13 Mic In 1/Line In 2 Configuration Default .......................................................................... 104
6.11.14 Amplifier Gain/Mute ......................................................................................................... 105
6.12 Digital Mic In 1, Digital Mic In 2 Pin Widgets (Node ID = 0Eh, 12h) ........................................... 107
6.12.1 Audio Widget Capabilities ................................................................................................. 107
6.12.2 Pin Capabilities .................................................................................................................. 108
6.12.3 Input Amplifier Capabilities ................................................................................................ 108
6.12.4 Pin Widget Control ............................................................................................................ 109
6.12.5 Digital Mic In 1 Configuration Default ................................................................................ 109
6.12.6 Digital Mic In 2 Configuration Default ................................................................................ 110
6.12.7 Amplifier Gain/Mute ........................................................................................................... 111
6.13 S/PDIF Receiver Input Pin Widget (Node ID = 0Fh) .................................................................. 113
6.13.1 Audio Widget Capabilities ................................................................................................. 113
6.13.2 Pin Capabilities .................................................................................................................. 114
6.13.3 Supported Power States ................................................................................................... 114
6.13.4 Power States ..................................................................................................................... 115
6.13.5 Pin Widget Control ............................................................................................................ 116
6.13.6 Unsolicited Response Control ........................................................................................... 116
DS880F1
5
PCB Design
京公网安备 11010802033920号
EEWORLD
