CS4294-JQ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Other integrated circuit (IC)> Consumption circuit> CS4294-JQ

CS4294-JQ: Descriptionsoundfusion audio/docking codec 97 (amc 97); CategoryOther integrated circuit (IC) Consumption circuit; File Size473KB，42 Pages; ManufacturerCirrus Logic; Websitehttp://www.cirrus.com

Download Datasheet Parametric Compare View All

CS4294-JQ Overview

soundfusion audio/docking codec 97 (amc 97)

CS4294-JQ Parametric

Parameter Name	Attribute value
Maker	Cirrus Logic
Parts packaging code	QFP
package instruction	LFQFP,
Contacts	48
Reach Compliance Code	unknow
Other features	IT ALSO REQUIRES 3.3V SUPPLY
Commercial integrated circuit types	CONSUMER CIRCUIT
JESD-30 code	S-PQFP-G48
length	7 mm
Number of functions	1
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum slew rate	149.5 mA
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	7 mm

Preview

Download Datasheet

View All

CS4294

SoundFusion

Audio/Docking Codec ’97 (AMC’97)

FEATURES

AC ‘97 2.0 compatible

20-bit quad output and 18-bit dual stereo input

codec with fixed 48 kHz sampling rate

Dedicated ADC for enhanced digital docking

Three analog line-level stereo inputs for connec-

tion from LINE IN, CD, and AUX

High quality pseudo-differential CD input

Dual stereo line level output with independent 6-

bit volume control

6 General Purpose I/O pins

Meets or exceeds Microsoft's

PC 98 and PC 99

audio performance requirements

CrystalClear™ Stereo Enhancement

DESCRIPTION

The CS4294 is an AC ‘97 compatible Audio Codec

designed for PC multimedia systems. Using the in-

dustry leading CrystalClear™ delta-sigma and

mixed signal technology, the CS4294 is ideal for

PC 98-compliant desktop, notebook, and enter-

tainment PCs, where high-quality audio features

are required. The CS4294 offers four channels of

D/A and A/D conversion along with analog mixing

and stereo enhancement processing. For multi-

channel audio systems, the CS4294 can provide

four audio channels. The CS4294 provides an en-

hanced digital docking mode for portable

applications by providing a dedicated ADC capture

path from the analog input mixer.

ORDERING INFORMATION

CS4294-

48-pin TQFP

CS4294

-JQ

48-pin TQFP

9x9x1.4mm

MAIN D/A

CONVERTERS

PCM_OUT

DAC

VOL

PCM OUT

PATH

MUTE

MIC1

+20dB

VOL

MUTE

STEREO

INPUT

MIXER

MASTER VOLUME

OUTPUT

BUFFER

LINE

VOL

MUTE

STEREO

OUTPUT

MIXER

VOL

LINE_OUT

ALTERNATE VOLUME

VOL

OUTPUT

BUFFER

ALT_LINE_OUT

VOL

MUTE

AUX

VOL

MUTE

STEREO TO

MONO MIXER

MAIN ADC GAIN

ADC

INPUT

MUX

VOL

MUTE

ADC

SDATA_OUT

RESET#

SYNC

Mode Control

SDATA_IN

AC-Link Interface

BIT_CLK

GPIO

ADC

DAC

Preliminary Product Information

P.O. Box 17847, Austin, Texas 78760

(512) 445 7222 FAX: (512) 445 7581

http://www.cirrus.com

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.



Cirrus Logic, Inc. 2000

FEB ‘00

DS326PP4

CS4294

TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ........................................................................ 5

AUDIO ANALOG CHARACTERISTICS.................................................................................... 5

ABSOLUTE MAXIMUM RATINGS ........................................................................................... 6

RECOMMENDED OPERATING CONDITIONS ....................................................................... 6

MIXER CHARACTERISTICS.................................................................................................... 6

DIGITAL CHARACTERISTICS ................................................................................................. 6

SERIAL PORT TIMING............................................................................................................. 7

2. GENERAL DESCRIPTION ..................................................................................................... 10

2.1 Overview .......................................................................................................................... 10

2.2 Modes of Operation ......................................................................................................... 10

2.2.1 Mode 0 ................................................................................................................ 10

2.2.2 Mode 1 ................................................................................................................ 10

3. DIGITAL SECTION ................................................................................................................. 10

3.1 AC-Link ............................................................................................................................ 10

3.2 Control registers ............................................................................................................... 11

4. ANALOG SECTION ................................................................................................................ 11

4.1 Audio Output Mixer .......................................................................................................... 12

4.2 Audio Input Mux ............................................................................................................... 12

4.3 Audio Input Mixer ............................................................................................................. 12

4.4 Audio Volume Control ...................................................................................................... 12

5. AC ‘97 ..................................................................................................................................... 12

5.1 AC ‘97 Frame Definition ................................................................................................... 12

5.2 AC-Link Serial Data Output Frame .................................................................................. 12

5.3 AC-Link Audio Output Frame ........................................................................................... 13

5.3.1 Serial Data Output Slot Tags (Slot 0)................................................................... 13

5.3.2 Register Address (Slot 1) ..................................................................................... 13

5.3.3 Register Write Data (Slot 2) ................................................................................. 14

5.3.4 Playback Data (Slots 3-11) .................................................................................. 14

5.3.5 GPIO Data (Slot12) .............................................................................................. 14

5.4 AC-Link Audio Input Frame .............................................................................................. 14

5.4.1 Serial Data Input Slot Tag Bits (Slot 0) ............................................................... 14

5.4.2 Read-Back Address Port (Slot 1) ......................................................................... 15

5.4.3 Read-Back Data Port (Slot 2)............................................................................... 15

5.4.4 PCM Capture Data (Slot 3-11) ............................................................................. 15

5.4.5 GPIO Pin Status (Slot 12) .................................................................................... 15

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:

http://www.cirrus.com/corporate/contacts/

CrystalClear is a trademark of Cirrus Logic, Inc.

SoundFusion is a registered trademark of Cirrus Logic, Inc.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance prod-

uct information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure

that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided

“AS IS” without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for

infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copy-

rights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form

or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus

Logic webbiest or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a

retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent

of Cirrus Logic, Inc.Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written

consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trade-

marks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service

DS326PP4

CS4294

5.5 AC ’97 Reset Modes ........................................................................................................ 15

5.5.1 Cold AC ‘97 Reset .............................................................................................. 15

5.5.2 Warm AC ’97 Reset ............................................................................................ 15

5.5.3 AC ’97 Register Reset ........................................................................................ 16

5.6 AC-Link Protocol Violation - Loss of SYNC ..................................................................... 16

6. REGISTER INTERFACE ........................................................................................................ 17

6.1 Register Descriptions ...................................................................................................... 18

6.1.1 Reset (Index 00h) ............................................................................................... 18

6.1.2 Master Volume (Index 02h) ................................................................................. 18

6.1.3 Alternate Volume (Index 04h) ............................................................................. 19

6.1.4 Microphone Volume (Index 0Eh) ......................................................................... 19

6.1.5 Stereo Analog Mixer Input Gain (Index’s 10h - 12h, 16h - 18h)........................... 20

6.1.6 Input Mux Select (Index 1Ah)............................................................................... 20

6.1.7 Record Gain (Index 1Ch) ..................................................................................... 21

6.1.8 General Purpose (Index 20h)............................................................................... 21

6.1.9 Stereo Enhancement Control (Index 22h) ........................................................... 21

6.1.10 Power Down Control/Status (Index 26h)............................................................ 22

6.1.11 Extended Audio ID (Index 28h) ......................................................................... 23

6.1.12 Extended Audio Status/Control (Index 2Ah) ..................................................... 23

6.1.13 PCM Front DAC Rate (Index 2Ch) .................................................................. 23

6.1.14 PCM Surround DAC Rate (Index 2Eh) ........................................................... 23

6.1.15 PCM LFE DAC Rate (Index 30h) .................................................................... 24

6.1.16 PCM LR ADC Rate (Index 32h) ......................................................................... 24

6.1.17 Center LFE Volume (Index 36h) ........................................................................ 24

6.1.18 LR Surround Volume (Index 38h) ...................................................................... 24

6.1.19 Extended Codec ID (Index 3Ch) ....................................................................... 25

6.1.20 Extended Codec Status/Control (Index 3Eh) .................................................... 25

6.1.21 Extended Audio DAC1/ADC1 Rate (Index 40h)................................................. 26

6.1.22 Extended Audio DAC2/ADC2 (Index 44h) ......................................................... 26

6.1.23 Extended Audio DAC1/ADC1 Level (Index 46h)................................................ 26

6.1.24 Extended AudioDAC2/ADC2 Level (Index 4Ah) ................................................ 26

6.1.25 GPIO Pin Configuration (Index 4Ch).................................................................. 27

6.1.26 GPIO Pin Polarity/Type Configuration (Index 4Eh)............................................ 27

6.1.27 GPIO Pin Sticky (Index 50h) .............................................................................. 27

6.1.28 GPIO Pin Wakeup Mask (Index 4Ch) ............................................................... 28

6.1.29 GPIO Pin Status (Index 54h) ............................................................................. 28

6.1.30 AC Mode Control (Index 5Eh)............................................................................ 28

6.1.31 Vendor ID1 (Index 7Ch) ..................................................................................... 29

6.1.32 Vendor ID2 (Index 7Eh) ..................................................................................... 29

7. ANALOG HARDWARE DESCRIPTION ................................................................................. 30

7.1 Line-Level Inputs ............................................................................................................. 30

7.2 Microphone Level Inputs ................................................................................................. 30

7.3 Line Level Outputs ........................................................................................................... 31

7.4 Miscellaneous Analog Signals ......................................................................................... 31

7.5 Power Supplies ................................................................................................................ 32

8. PIN DESCRIPTIONS .............................................................................................................. 33

8.1 Digital I/O Pins ................................................................................................................. 33

8.2 Analog I/O Pins ................................................................................................................ 35

8.3 Filter and Reference Pins ................................................................................................ 36

8.4 Power Supplies ................................................................................................................ 37

9. PARAMETER AND TERM DEFINITIONS .............................................................................. 38

10. REFERENCES ...................................................................................................................... 39

11. PACKAGE DIMENSIONS .................................................................................................... 40

DS326PP4

CS4294

LIST OF FIGURES

Figure 1. Power Up Timing.............................................................................................................. 8

Figure 2. Clocks .............................................................................................................................. 8

Figure 3. Codec Ready from Startup or Fault Condition ................................................................. 8

Figure 4. Data Setup and Hold........................................................................................................ 9

Figure 5. PR4 Powerdown .............................................................................................................. 9

Figure 6. Test Mode ........................................................................................................................ 9

Figure 7. AC-link Connections....................................................................................................... 11

Figure 8. Mixer Diagram................................................................................................................ 11

Figure 9. AC-link Input and Output Framing.................................................................................. 12

Figure 10. Line Inputs.................................................................................................................... 30

Figure 11. Differential CDROM In ................................................................................................. 30

Figure 12. PC ‘99 Microphone Pre-amplifier ................................................................................. 31

Figure 13. Headphones Driver ...................................................................................................... 32

Figure 14. Voltage Regulator ........................................................................................................ 32

LIST OF TABLES

Table 1. Mixer Registers ............................................................................................................... 17

Table 2. Alternate Line-Out and Master Mono Attenuation ........................................................... 19

Table 3. Analog Mixer Input Gain Values...................................................................................... 19

Table 4. Stereo Volume Register Index ........................................................................................ 20

Table 5. Input Mux Selection......................................................................................................... 20

Table 6. 6 Channel Volume Attenuation........................................................................................ 24

Table 7. GPIO Input/Output Configuration .................................................................................... 27

Table 8. Slot Assignments............................................................................................................ 28

Table 9. Reg. 7Eh Defined Part ID’s ............................................................................................. 29

DS326PP4

CS4294-JQ Related Products

	CS4294-JQ	CS4294-KQ	CS4294
Description	soundfusion audio/docking codec 97 (amc 97)	soundfusion audio/docking codec 97 (amc 97)	soundfusion audio/docking codec 97 (amc 97)

Recommended Resources

KONE 3000 elevator safety circuit circuit

555 monostable basic circuit

Low dropout voltage regulator circuit diagram

Infrared thermometer control circuit

Rotation direction detection circuit

TA7232P power amplifier circuit

0620 Good resources for the week, full of excitement!: [color=#ff0000] FPGA/CPLD[/color] [url=https://download.eeworld.com.cn/detail/%E8%AE%BA%E6%96%87%E5%B8%9D/33312]EP3C25Q240C8 development board schematic and PCB download[/url] [url=https://download.ee...; okhxyyo Energy Infrastructure?

Show off Arduino101: The Arduino101 I bought last week has arrived. Let me show it to you first....; dcexpert DIY/Open Source Hardware

Does the STM32 Ethernet driver use query mode or interrupt mode to receive data?: Does the STM32 Ethernet driver use the query method or the interrupt method to receive data? If it is the interrupt method, what is the interrupt handling function? The version I use is: stm32_eth_lib...; vikione stm32/stm8

A novice asks for advice on rtlinux development issues: What are the things related to opening fifo under rtlinux? My code if( ( fd0 = open( "/dev/rtf0", O_RDONLY) ) < 0 ) { printf( "Error open RT FIFO 0. Exit..." ) ; return -1 ; } The posix setting in rtl...; beijibear Linux and Android

How to understand and calculate this VI conversion circuit: ...; fusheng stm32/stm8

How to change the start and end marks in the STR7 HDLC protocol frame to 4 bytes: How can I change the start and end marks in the HDLC protocol frame of STR7 to 4 bytes? Since the start and end marks in the protocol in the project are both 4 bytes 0111 1110, I need to change the HD...; asfsf ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components