29F002T-90 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 29F002T-90

Preview

29F002T-90: Description2M-bit [256k x 8] cmos flash memory; File Size607KB，51 Pages; ManufacturerMacronix; Websitehttp://www.macronix.com/en-us/Pages/default.aspx

Download Datasheet View All

29F002T-90 Overview

2M-bit [256k x 8] cmos flash memory

Preview

Download Datasheet

View All

MX29F002/002N T/B

2M-BIT [256K x 8] CMOS FLASH MEMORY

FEATURES

•

262,144x 8 only

Fast access time: 55/70/90/120ns

Low power consumption

- 30mA maximum active current(5MHz)

- 1uA typical standby current

Programming and erasing voltage 5V ± 10%

Command register architecture

- Byte Programming (7us typical)

- Sector Erase (16K-Byte x1, 8K-Byte x 2, 32K-Byte

x1, and 64K-Byte x 3)

Auto Erase (chip & sector) and Auto Program

- Automatically erase any combination of sectors or the

whole chip with Erase Suspend capability.

- Automatically programs and verifies data at specified

address

Erase Suspend/Erase Resume

- Suspends an erase operation to read data from, or

program data to, a sector that is not being erased, then

resumes the erase operation.

Status Reply

- Data polling & Toggle bit for detection of program and

erase cycle completion.

Sector protection

- Hardware method to disable any combination of

sectors from program or erase operations

- Sector protect/unprotect for 5V only system or 5V/12V

system

100,000 minimum erase/program cycles

Latch-up protected to 100mA from -1 to VCC+1V

Boot Code Sector Architecture

- T = Top Boot Sector

- B = Bottom Boot Sector

Hardware RESET pin(only for 29F002T/B)

- Resets internal state machine to read mode

Low VCC write inhibit is equal to or less than 3.2V

Package type:

- 32-pin PDIP

- 32-pin PLCC

- 32-pin TSOP (Type 1)

20 years data retention

•

GENERAL DESCRIPTION

The MX29F002T/B is a 2-mega bit Flash memory organ-

ized as 256K bytes of 8 bits only. MXIC's Flash memories

offer the most cost-effective and reliable read/write non-

volatile random access memory. The MX29F002T/B is

packaged in 32-pin PDIP,PLCC and 32-pin TSOP(I). It is

designed to be reprogrammed and erased in-system or in-

standard EPROM programmers.

The standard MX29F002T/B offers access time as fast as

55ns, allowing operation of high-speed microprocessors

without wait states. To eliminate bus contention, the

MX29F002T/B has separate chip enable (CE) and output

enable (OE) controls.

MXIC's Flash memories augment EPROM functionality

with in-circuit electrical erasure and programming. The

MX29F002T/B uses a command register to manage this

functionality. The command register allows for 100% TTL

level control inputs and fixed power supply levels during

erase and programming, while maintaining maximum

EPROM compatibility.

MXIC's Flash technology reliably stores memory contents

even after 100,000 erase and program cycles. The MXIC

cell is designed to optimize the erase and programming

mechanisms. In addition, the combination of advanced

tunnel oxide processing and low internal electric fields for

erase and programming operations produces reliable

cycling. The MX29F002T/B uses a 5.0V ± 10% VCC

supply to perform the High Reliability Erase and auto

Program/Erase algorithms.

The highest degree of latch-up protection is achieved with

MXIC's proprietary non-epi process. Latch-up protection is

proved for stresses up to 100 milliamps on address and

data pin from -1V to VCC + 1V.

P/N: PM0547

REV. 1.5, MAR. 28, 2005

Recommended Resources

Manual and voice-controlled delayed lights-off switch circuit

Battery charger circuit diagram with discharge function

555 automobile headlight automatic controller circuit (2)

50% duty cycle oscillator circuit

Binary counter circuit

Test the Zener diode with a regulated power supply and ammeter

MSP430+ Medical Electronics Solution Contest: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i] There are many students and beginners in our forum. Many of them are busy reading routines and manuals. Few of them look up and think ...; yuyue_dl Electronics Design Contest

64-bit driver compilation problem: I am recompiling a driver that was previously used on XP-32-bit so that it can be used on Vista-64. I downloaded the WDK compiler online. I used the Windows Vista and Windows Server 2008 x64 For Free ...; yonggaoqcj Embedded System

Is there anyone who can directly manipulate the registers to play with TI's M3?: As the title says, it seems that most people use libraries for development. Since I used to mainly use 8-bit microcontrollers, I feel that library functions are a bit like black boxes, so I still want...; nqyijian Microcontroller MCU

Exynos4412-ARM processor has a lot of information but few bugs, practical projects + supporting videos + full source code: [i=s]This post was last edited by Yaojishanchuan on 2021-2-4 11:58[/i]...; 遥寄山川 ARM Technology

【Low Power】Low Power Solutions in FPGA Design: ...; 常见泽1 FPGA/CPLD

Zstack learning experience: the difference between NV_INIT and NV_RESTORE.: The contents saved by NV_INIT in nv are mainly the configuration parameters of the network or node. These parameters rarely change or almost never change during the operation of the node. All the para...; kata RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components