EEWORLDEEWORLDEEWORLD

Part Number

Search

Q12.999-JXS32-6-30/15-T-HMR-LF

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size500KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q12.999-JXS32-6-30/15-T-HMR-LF Overview

Parallel - Fundamental Quartz Crystal,

Q12.999-JXS32-6-30/15-T-HMR-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7248996542
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.23
Other featuresAT CUT; TR, 7 INCH
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.0015%
frequency tolerance30 ppm
JESD-609 codee4
load capacitance6 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency12.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
physical sizeL3.2XB2.5XH0.8 (mm)/L0.126XB0.098XH0.031 (inch)
Series resistance50 Ω
surface mountYES
Terminal surfaceGOLD OVER NICKEL
SMD Quartz Crystal · JXS32
- 4 pad version, 3.2 x 2.5 mm
- seam sealed ceramic/metal package
- extended temperature ranges available
- high mechanical reliability type available
- for automotive type, see automotive datasheet
2011/65/EC
RoHS
RoHS compliant
Pb free
actual size
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
drive level max.
aging
JXS32
10.0 ~ 54.0 MHz (fund. AT-cut)
± 10 ppm / ± 30 ppm
8/12 pF standard (option: 6 pF ~ 30 pF / series)
< 5 pF
-40 °C ~ +90 °C
100 μW
< ± 3 ppm first year
(option: < ± 1 ppm first year for tol. ± 10 ppm)
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
± 10
ppm
±15
ppm
ESR (SERIES RESISTANCE RS)
frequency
in MHz
10.0 ~ 11.999
12.0 ~ 12.999
13.0 ~ 15.999
16.0 ~ 18.999
19.0 ~ 21.999
22.0 ~ 29.999
30.0 ~ 54.000
MARKING
±30
ppm
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
300
100
100
80
60
50
50
ESR typ.
in ½
150
50
40
40
30
25
20
±20
ppm
±50
ppm
±100
ppm
frequency with load capacitance code
company code / date code / internal code
date code: year/month; A ~ M: Jan. - Dec.; example: 8A = 2018 January
7: 2017
8: 2018
9: 2019
0: 2020
1: 2021
2: 2022
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
-20 °C ~ +70 °C
STD.
-30 °C ~ +85 °C T(-30/+85)
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
available
T1
T2
T3
DIMENSIONS
3.2
±0.1
#4
#3
2.5
±0.1
0.8 max.
#3
1.2
±0.1
#4
#4
#3
1.7
±0.1
1.2
±0.1
2.2
±0.1
pad layout
in mm
option
13092018
1.4
±0.1
1.0
±0.1
#1
#2
side view
#2
#1
top view
ORDER INFORMATION
bottom view
#1
#2
#2–#4: connected to lid,
preferably connect to GND
crystal connection
Q
Quartz
frequency
10.0 ~ 54.0 MHz
type
JXS32
load capacitance
8/12 pF standard
6 pF ~ 30 pF available
S for series
tolerance at
25 °C
10 = ± 10 ppm
30 = ± 30 ppm
stability vs.
temp. range
Example: Q 28.0-JXS32-12-30/30-T1-FU-LF
(Suffix LF = RoHS compliant / Pb free)
10 = ± 10 ppm
blank = -20 °C ~ +70 °C
15 = ± 15 ppm T (-30 /+85) = -30 °C ~ +85 °C
20 = ± 20 ppm
T1 = -40 °C ~ + 85 °C
30 = ± 30 ppm
T2 = -40 °C ~ +105 °C
50 = ± 50 ppm
T3 = -40 °C ~ +125 °C
100 = ± 100 ppm
FU = for fundamental
frequencies ≥ 20 MHz
HMR = high mechanical reliability
(3000g/half sine wave/0.3ms)
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com

Recommended Resources

【LPC54100】Successfully solve the keil compilation problem
I have always operated registers directly on NXP chips, and this is the first time I have used the one with the library. It is quite refreshing. First, let me show you the example resourcesThis is the...
770781327 NXP MCU
PCB design component arrangement rules
PCB design layout also contains a lot of knowledge. At present, there are five common principles in PCB design, namely, component arrangement rules, layout principle according to signal direction, pri...
?????…… PCB Design
Why does MSP430F169 P54 automatically clear to zero after outputting 1?
Now use P54. Its on-chip function is the output of MCLK. Now set it to output and select IO function, but it will automatically clear after setting it to 1. (P5DIR|=BIT4;P5SEL&=~BIT4,P5OUT|=BIT4;)? ? ...
王项电子 Microcontroller MCU
Implementation Method of Software Serial Interface (SCI) Based on C2000
introduction:The C2000 Piccolo series MCU chips generally integrate 1-2 hardware SCI (UART). Sometimes, due to cost or layout area considerations, only small packages or models with less resources can...
Aguilera DSP and ARM Processors
As a former smart wear developer, I prefer smart rings.
Submitting an ON Semiconductor event brought back my interest and impression of smart rings.I started my third company at the end of December 2015 and worked there until June 2018. It was engaged in t...
辛昕 onsemi and Avnet IoT Innovation Design Competition
Industrial-grade fiber-optic self-healing Ethernet ring network core module technology
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i]801M is a high-performance, low-cost embedded network management type industrial Ethernet switch core technology module developed...
xioajinglchy Mobile and portable

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1067  2431  2485  1228  387  22  49  51  25  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号