EEWORLDEEWORLDEEWORLD

Part Number

Search

Q15.9990-JXS22P4-12-30/50-T1-LF

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Download Datasheet Parametric View All

Q15.9990-JXS22P4-12-30/50-T1-LF Overview

Parallel - Fundamental Quartz Crystal,

Q15.9990-JXS22P4-12-30/50-T1-LF Parametric

Parameter NameAttribute value
Objectid7301660694
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.25
Other featuresAT CUT; TR, 7 INCH
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.005%
frequency tolerance30 ppm
JESD-609 codee4
load capacitance12 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency15.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL2.5XB2.0XH0.55 (mm)/L0.098XB0.079XH0.022 (inch)
Series resistance100 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Automotive SMD Crystal · JXS22P4
- 4 Pad Version, 2.5 x 2.0 mm
- seam sealed ceramic/metal package
- all versions are AEC-Q200 qualified
- HMR version with extended shock & vibration immunity
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
shock resistance
drive level max.
aging
JXS22P4
12.0 ~ 40.0 MHz
(fund. AT-cut)
ESR (SERIES RESISTANCE RS)
frequency
in MHz
12.0 ~ 12.999
13.0 ~ 15.999
16.0 ~ 17.999
18.0 ~ 19.999
20.0 ~ 24.999
25.0 ~ 29.999
30.0 ~ 34.999
35.0 ~ 40.000
MARKING
(half sine pulse, 6.0 ms)*
(10 µW recommended)
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
150
150
80
80
60
60
50
40
ESR typ.
in ½
120
100
50
40
35
30
25
20
±10 ppm, ±20 ppm, ±30 ppm
12 pF standard
(option: 8 pF ~ 30.0 pF / series)
< 5 pF
-40 °C ~ +125 °C
> 100 g
100 µW
< ±3 ppm first year (< ± 1 ppm for tol. ± 10 ppm)
* optional HMR version: 3000G / half sine pulse / 0.3 ms
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
± 15
ppm
±20
ppm
±30
ppm
±50
ppm
±100
ppm
frequency with load capacitance code
company code / date code / internal code
date code: year/month; A ~ M: Jan. - Dec.; example 9A = 2019 January
9: 2019
0: 2020
1: 2021
2: 2022
3: 2023
4: 2024
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
T1
T2
T3
available ∆ ask if available
DIMENSIONS
2.5
±0.1
0.55
±0.05
#4
#3
0.95
±0.1
#3
#4
#4
#3
1.3
±0.1
1.0
±0.1
1.7
±0.1
pad layout
in mm
option 2
21032019
1.2
±0.1
2.0
±0.1
0.65
±0.1
#1
#2
side view
#2
#1
top view
ORDER INFORMATION
bottom view
#2
#1
#2–#4: connected to lid,
preferably connect to GND
crystal connection
Q
Quartz
frequency
12.0 ~ 40.0 MHz
type
JXS22P4
load capacitance
12 pF standard
8 pF ~ 30 pF
S for series
tolerance at
25 °C
10 = ±10 ppm
20 = ±20 ppm
30 = ±30 ppm
stability vs.
temp. range
see table 1
option 1
blank = -20 °C ~ +70 °C
AEC = AEC-Q200 qualified
T(-30/+85) = -30 °C ~ +85 °C
HMR = high mechanical reliability
T1 = -40 °C ~ +85 °C
(3000g/half sine wave/0.3ms)
T2 = -40 °C ~ +105 °C
T3 = -40 °C ~ +125 °C
FU = for fundamental
frequencies ≥ 20 MHz
Example: Q 30.0-JXS22P4-12-30/50-T2-FU-AEC-LF
(Suffix LF = RoHS compliant / Pb free)
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
What is the highest delay resolution that FPGA can achieve currently?
I would like to ask for help from my brothers and sisters. Can the highest delay step that the current FPGA can achieve reach 1ps? Thank you in advance....
xd2186 FPGA/CPLD
Is the highest bit of the result of binary signed multiplication the sign extended bit?
There seems to be a saying that the highest bit of the result of binary signed multiplication is the extended sign bit, and we often delete it in actual engineering. However, I found that if the maxim...
sharbioue FPGA/CPLD
Controllable gain amplification
[i=s] This post was last edited by paulhyde on 2014-9-15 03:00 [/i] Controllable gain amplification, adjust the voltage on pin 3 to adjust the gain...
成杨 Electronics Design Contest
Are configuration words required for PIC microcontrollers?
I bought a PIC development board this month. It works when I burn C code on the board, but not when I burn the assembler. Do I need to configure the word for the PIC microcontroller? This is the assem...
windirection Microchip MCU
Talent search---1. Macintosh development C++ 2. C# development engineer for Microsoft in the United States
Looking for a top of their class Engineer, who is devoted to building world-class software, and motivated to get real world experience in an exciting software environment. If you are passionate about ...
wangtong0819 Embedded System
This is my first time drawing a board. Please give me some advice.
Can you please tell me if there is anything wrong with it? (The flying line was left there intentionally)...
哎吆我去 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2288  683  629  637  2895  47  14  13  59  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号