EEWORLDEEWORLDEEWORLD

Part Number

Search

Q20.0-JXS21P4-10-20/50-T1-FU

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Download Datasheet Parametric View All

Q20.0-JXS21P4-10-20/50-T1-FU Overview

Parallel - Fundamental Quartz Crystal,

Q20.0-JXS21P4-10-20/50-T1-FU Parametric

Parameter NameAttribute value
Objectid7299152279
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.35
Other featuresAT-CUT; TR, 7 INCH
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.005%
frequency tolerance20 ppm
load capacitance10 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency30 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL2.0XB1.6XH0.55 (mm)/L0.079XB0.063XH0.022 (inch)
Series resistance50 Ω
surface mountYES
Automotive SMD Crystal · JXS21P4
- 4 Pad Version, 2.0 x 1.6 mm
- seam sealed ceramic/metal package
- all versions are AEC-Q200 qualified
- HMR version with extended shock & vibration immunity
actual size
2011/65/EC
RoHS
RoHS compliant
Pb free
REACH
compliant
Conflict
mineral free
GENERAL DATA
TYPE
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
O
storage temperature
shock resistance
drive level max.
aging
JXS21P4
16.0 ~ 40.0 MHz
(fund. AT-cut)
ESR (SERIES RESISTANCE RS)
frequency
in MHz
16.0 ~ 19.999
20.0 ~ 29.999
30.0 ~ 35.999
36.0 ~ 40.000
vibration
mode
fund. - AT
fund. - AT
fund. - AT
fund. - AT
ESR max.
in ½
150
100
80
60
ESR typ.
in ½
120
70
50
40
±10 ppm, ±20 ppm, ±30 ppm
8 pF / 10 pF / 12 pF standard
(option: 6 pF ~ 16 pF / series)
< 5 pF
-40 °C ~ +125 °C (T2, T3) / -40 °C ~ +85 °C (T1)
> 100 g
100 µW
(half sine pulse, 6.0 ms)*
(10 µW recommended)
< ±3 ppm first year (< ± 1 ppm for tol. ±10 ppm)
MARKING
* optional HMR version: 3000G / half sine pulse / 0.3 ms
TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE
±15
ppm
±20
ppm
±25
ppm
frequency with load capacitance code
company code / date code / internal code
±50
ppm
±100
ppm
±30
ppm
date code: year/month; A ~ M: Jan. - Dec.; example 9A = 2019 January
9: 2019
0: 2020
1: 2021
2: 2022
3: 2023
4: 2024
Jan.
A
July
G
Febr.
B
Aug.
H
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
-20 °C ~ +70 °C
-40 °C ~ +85 °C
-40 °C ~ +105 °C
-40 °C ~ +125 °C
T1
T2
T3
available ∆ ask if available
DIMENSIONS
2.0
±0.1
#4
#3
1.6
±0.1
0.55 max.
#3
0.47
±0.05
0.64
±0.05
#4
#4
#3
1.1
±0.1
0.8
±0.1
1.4
±0.1
0.9
±0.1
0.50
±0.05
#1
#2
#2
#1
#1
#2
0.60
±0.05
top view
ORDER INFORMATION
side view
bottom view
#2–#4: connected to lid,
preferably connect to GND
crystal connection
pad layout
in mm
Q
Quartz
frequency
16.0 ~ 40.0 MHz
type
JXS21P4
load capacitance
8/10/12 pF std.
6 pF ~ 16 pF
S for series
tolerance at
25 °C
10 = ±10 ppm
20 = ±20 ppm
30 = ±30 ppm
stability vs.
temp. range
see table 1
blank =
T1 =
T2 =
T3 =
FU =
option 1
option 2
AEC = AEC-Q200 qualified
-20 °C ~ +70 °C
HMR = high mechanical reliability
-40 °C ~ +85 °C
(3000g/half sine wave/0.3ms)
-40 °C ~+105 °C
-40 °C ~+125 °C
for fundamental
frequencies ≥ 20 MHz
Example: Q 26.0-JXS21P4-12-30/50-T2-FU-AEC-LF
(Suffix LF = RoHS compliant / Pb free)
21032019
Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:
info@jauch.com
full found under: www.jauch.com
All specifications are subject to change without notice
www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com
Beaglebone peripheral circuit design driver code modification
Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...
523335234 DSP and ARM Processors
Let's take a look at the operation panel of the old inverter
As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...
wugx 51mcu
Tips for Improving Timing and FPGA Resource Utilization
1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...
eeleader FPGA/CPLD
Using TI DLP technology to drive structured light systems for bin picking accuracy
In industrial environments, parts of different shapes, sizes, materials, and optical properties (such as reflectance, absorption, etc.) need to be processed every day. These parts must be picked and p...
alan000345 TI Technology Forum
ADSP21479 external pin interrupt does not trigger
I am using an ADSP21479 development board. When I use an external pin interrupt, I find that it cannot be triggered. Then I measure the voltage of the pin and find that it is 2.43v. Is the initializat...
澳大利亚 ADI Reference Circuit
How to solve the problem that the phase-locked loop cannot lock
Have you ever had trouble getting a phase-locked loop (PLL) to lock? Rash judgments can lengthen the debugging process and make it more tedious. Following this procedure to verify communication and es...
maylove Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1895  2289  1421  2813  1572  39  47  29  57  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号