EEWORLDEEWORLDEEWORLD

Part Number

Search

AD6459ARS

Description
gsm 3 V receiver IF subsystem
File Size314KB,12 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Compare View All

AD6459ARS Overview

gsm 3 V receiver IF subsystem

a
FEATURES
Fully Compliant with Standard and Enhanced GSM
Specification
–11 dBm Input 1 dB Compression Point
0 dBm Input Third Order Intercept
10 dB SSB Noise Figure (50 )
DC-500 MHz RF and LO Bandwidths
Linear IF Amplifier
Linear-in-dB and Stable over Temperature
Voltage Gain Control
Quadrature Demodulator
On-Board Phase-Locked Quadrature Oscillator
Demodulates IFs from 5 MHz to 50 MHz
Low Power
8 mA at Midgain
2 A Sleep Mode Operation
2.7 V to 5.5 V Operation
Interfaces to AD7013, AD7015 and AD6421 Baseband
Converters
20-Lead SSOP
GSM 3 V Receiver IF Subsystem
AD6459
FUNCTIONAL BLOCK DIAGRAM
LO
I
RF
BPF
PLL
Q
GAIN
CONTROL
FREF
AD6459
GENERAL DESCRIPTION
The AD6459 is a 3 V, low power receiver IF subsystem for
operation at input frequencies as high as 500 MHz and IFs
from 5 MHz up to 50 MHz. It is optimized for operation in
GSM, DCS1800 and PCS1900 receivers. It consists of a mixer,
an IF amplifier, I and Q demodulators, a phase-locked quadra-
ture oscillator, a precise AGC subsystem, and a biasing system
with external power-down.
The AD6459’s low noise, high intercept mixer is a doubly-
balanced Gilbert-Cell type. It has a nominal –11 dBm input-
referred 1 dB compression point and a 0 dBm input-referred
third-order intercept. The mixer section of the AD6459 also
includes a local oscillator (LO) preamplifier, which lowers the
required LO drive to –16 dBm.
The gain control input accepts an external gain-control voltage
input from an external AGC detector or a DAC. It provides an
80 dB gain range with 27 mV/dB gain scaling.
The I and Q demodulators provide in-phase and quadrature
baseband outputs to interface with Analog Devices’ AD7013
(IS54, TETRA, MSAT) AD7015 and AD6421 (GSM,
DCS1800, PCS1900) baseband converters. An on-board
quadrature VCO that is externally phase-locked to the IF signal
drives the I and Q demodulators. This locked reference signal is
normally provided by an external VCTCXO under the control of
the radio’s digital processor. The AD6459 can also provide
demodulation of N-PSK and N-QAM in many non-TDMA
systems when used with external analog carrier recovery systems
such as the Costas Loop. Finally, the VCO can be phase-locked
to a frequency that is deliberately offset from the IF as in the
case of a Beat-Frequency oscillator (BFO) resulting in the
product detection of CW or SSB.
The AD6459 uses supply voltages from 2.7 V to 5.5 V over the
temperature range of –40°C to +85°C. Operation is enabled by a
CMOS logical level; response time is typically < 80
µs.
When
disabled, the standby current is reduced to 2
µA.
The AD6459 comes in a 20-pin shrink small outline (SSOP)
surface mount package.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
© Analog Devices, Inc., 1996

AD6459ARS Related Products

AD6459ARS AD6459
Description gsm 3 V receiver IF subsystem gsm 3 V receiver IF subsystem
Problems encountered when driving DC motors with mega16+L298N
I am making a remote control car. 24L01 is responsible for wireless communication, MEGA16 is the main control chip, and the PWM signal drives L298 to control the DC motor through the NAND gate. The pr...
hy5239 RF/Wirelessly
Improved debugging of multithreaded applications (version 10)
For more details, please see the PDF file:...
520spxiong PCB Design
begE-book or other driver introductory tutorial
I only downloaded the PDF of Chapter 1 and Chapter 17. I have been looking for other chapters for a long time but can't find them. Does anyone have the electronic version of other chapters? Or other e...
safasfasffsa Embedded System
How to prevent a brief low level at port P1 when 51 is powered on?
I remember it seemed to be to modify the startup code, is there any other way?...
彪哥 51mcu
Using Ultra Librarian to create Cadence schematics and PCB footprints
[i=s]This post was last edited by nemo1991 on 2017-7-29 22:05[/i] [align=left][color=rgb(51, 51, 51)][font="]The production of component packages is the first step in schematic and PCB design. It is f...
nemo1991 PCB Design
The second sleepless night, is there~~~~
[i=s] This post was last edited by paulhyde on 2014-9-15 04:01 [/i] All my comrades who are still fighting for the e-sports competition, please remember to take care of your health~~~:)The game is alr...
潜水不冒泡 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1509  1622  2881  2006  2778  31  33  58  41  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号