CL10C620JB8NNNG datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> CL10C620JB8NNNG

CL10C620JB8NNNG: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000062uF, Surface Mount, 0603, CHIP; CategoryPassive components capacitor; File Size215KB，17 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

CL10C620JB8NNNG Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000062uF, Surface Mount, 0603, CHIP

CL10C620JB8NNNG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1098432627
package instruction	, 0603
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Philippines, South Korea
ECCN code	EAR99
YTEOL	7
capacitance	0.000062 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, EMBOSSED, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
size code	0603
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

General Capacitors

Feature

•Wide

selection of size : from 0402 to 2220

•Highly

reliable tolerance and high speed automatic chip placement on PCBs

•Wide

capacitance range

•Wide

temperature compensation and voltage range

: from C0G to Y5V and from 6.3V to 50V

•Highly

reliable performance

•Highly

resistant termination metal

•Tape

& reel for surface mount assembly

Application

•HHP,

DSC, DVC, LCD, TV, Memory Module, PDA, Game Machine

•Tuner

(Product code C is suitable.)

Medical, Aviation, Automobile device should be following a special specification.

Structure and Dimensions

Size Code

EIA Code

0402

0603

Dimension(mm)

1.00±0.05

1.60±0.10

2.00±0.10

0.50±0.05

0.80±0.10

1.25±0.10

1.25±0.15

1.25±0.20

1.60±0.20

0.50±0.05

0.50+0.0/-0.1

0.80±0.10

0.85±0.10

1.25±0.10

1.25±0.15

1.25±0.20

0.60±0.10

0.85±0.15

0.85±0.10(*)

1.15±0.10

1.25±0.15

1.60±0.20

0.85±0.15

0.85±0.10(*)

0.90±0.10

1.60±0.20

1.80±0.20

2.00±0.20

2.50±0.20

2.50±0.30

2.00±0.20

3.20±0.30

Thickness Code

0.50±0.30

0.2+0.15/-0.1

0.30±0.20

0805

2.00±0.15

2.00±0.20

3.20±0.20

0.5+0.2/-0.3

1206

3.20±0.15

3.20±0.20

1.60±0.15

1.60±0.20

1210

3.20±0.30

2.50±0.20

0.60±0.30

1808

1812

2220

3.20±0.40

4.50±0.40

5.70±0.40

2.50±0.30

2.00±0.20

3.20±0.30

5.00±0.40

0.80±0.30

1.00±0.30

■

* Mark is only applicable to “L” code , 12

code in part number.

Recommended Resources

Phase loss alarm circuit 2

622Mbps, 4:1 SDH/SONET parallel/serial converter

Counting type 10-key keyboard encoding, decoding and display circuit

20W-60HZ servo circuit diagram

Voltage controlled oscillator constructed with flip-flop

Rice cooker circuit diagram 02

[I contribute to the XILINX Resource Center] Design and program implementation of Xilinx shift register: Design and Program Implementation of Xilinx FPGA Shift Register...; wanghongyang FPGA/CPLD

E-sports competition work: Water temperature control system based on PID control: [i=s]This post was last edited by paulhyde on 2014-9-15 02:58[/i] After nearly half a month of hard work, our e-contest entry (water temperature control system based on PID control) is completed. Afte...; clark Electronics Design Contest

Embedded Video Monitoring Based on DSP: With the rapid development of DSP and embedded technology, video equipment using DSP embedded systems has been widely used in various fields. This paper uses ADSP Blackfin533 (BF533) as the core proce...; Aguilera Microcontroller MCU

I recently tried to use FFT on FPGA but found that I couldn't call it.: The 12.0 version of quartus software always gets stuck here when calling the FFT IP core. The system is win10 X64 system. Is the system incompatible or is my LINCENS not real?...; fengliu8811 FPGA/CPLD

AD conversion circuit principle: The figure is a differential input successive comparison AD conversion circuit. The chip is AD7621, 16 bits, and the output is from [-VREF, +VREF]. Its working principle is as follows The first moment...; taizi627 Analog electronics

The human body is an automated factory: The human body is a large automated factory with various parts and automated production lines. The brain is responsible for coordinating the various production lines step by step, and the nervous syst...; 张无忌1987 Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components