EEWORLDEEWORLDEEWORLD

Part Number

Search

BUK116-50L/S

Description
logic level topfet smd version of buk106-50l/S
File Size139KB,13 Pages
ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.)
Websitehttps://www.nxp.com/
Download Datasheet View All

BUK116-50L/S Overview

logic level topfet smd version of buk106-50l/S

Philips Semiconductors
Product specification
Logic level TOPFET
SMD version of BUK106-50L/S
DESCRIPTION
Monolithic temperature and
overload protected logic level power
MOSFET in a 5 pin surface
mounting plastic envelope, intended
as a general purpose switch for
automotive systems and other
applications.
BUK116-50L/S
QUICK REFERENCE DATA
SYMBOL
V
DS
I
D
P
tot
T
j
R
DS(ON)
PARAMETER
Continuous drain source voltage
Continuous drain current
Total power dissipation
Continuous junction temperature
Drain-source on-state resistance
V
IS
= 5 V
V
IS
= 8 V
PARAMETER
Protection supply voltage
BUK116-50L
BUK116-50S
MAX.
50
50
125
150
35
28
NOM.
5
10
UNIT
V
A
W
˚C
mΩ
mΩ
UNIT
V
V
APPLICATIONS
General controller for driving
lamps
motors
solenoids
heaters
SYMBOL
V
PSN
FEATURES
Vertical power DMOS output
stage
Low on-state resistance
Logic and protection supply
from separate pin
Low operating supply current
Overload protection against
over temperature
Overload protection against
short circuit load
Latched overload protection
reset by protection supply
Protection circuit condition
indicated by flag pin
5 V logic compatible input level
Separate input pin
for higher frequency drive
ESD protection on input, flag
and protection supply pins
Over voltage clamping for turn
off of inductive loads
Both linear and switching
operation are possible
FUNCTIONAL BLOCK DIAGRAM
PROTECTION SUPPLY
DRAIN
FLAG
O/V
CLAMP
POWER
MOSFET
INPUT
LOGIC AND
PROTECTION
SOURCE
Fig.1. Elements of the TOPFET.
PINNING - SOT426
PIN
1
2
3
4
5
mb
input
flag
(connected to mb)
protection supply
source
drain
DESCRIPTION
PIN CONFIGURATION
mb
SYMBOL
D
TOPFET
P
F
I
P
3
1 2
4 5
S
Fig. 2.
Fig. 3.
July 1996
1
Rev 1.000
How to use FPGA to display digital images?
How to use FPGA to display digital images?...
yuechenping FPGA/CPLD
【Signal Processing】FPGA Information Processing Core IEEE Paper Collection
Without further ado, let me get straight to the information. Please support me....
hangsky FPGA/CPLD
MSP430G2231 Timer A
msp430g2231.h header file #define MC1 (0x0020u) /* Timer A mode control 1 */#define MC0 (0x0010u) /* Timer A mode control 0 */ and #define MC_0 (0*0x10u) /* Timer A mode control: 0 - Stop */ #define M...
yusiaochong Microcontroller MCU
stm32can send error count TEC = 0xff?
Hello everyone, when I use stm32can to initialize, it is in normal mode, and resends if the transmission fails.When the amount of data sent by other nodes is small, the system works normally.However, ...
gaoli.85 stm32/stm8
Single chip computer security control system
#include#includetypedef unsigned int uint; typedef unsigned char uchar; #define KeyPort P1 uchar xdata cw _at_ 0xfcff; uchar xdata dw _at_ 0xfdff; uchar xdata cr _at_ 0xfeff; uint PasswordType[8]={0,0...
davexu Embedded System
Does anyone have IAT Embedded Workbench For ARM v5.50? Please send me a copy. Thank you!
:) Does anyone have IAT Embedded Workbench For ARM v5.50? Please send me a copy. Thank you! Email 631212058@qq.com...
zhonghua0402 Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1009  2868  1007  662  757  21  58  14  16  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号