EEWORLDEEWORLDEEWORLD

Part Number

Search

HD29026AFP

Description
Dual CCD Drivers
Categorylogic    logic   
File Size67KB,16 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric Compare View All

HD29026AFP Overview

Dual CCD Drivers

HD29026AFP Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHitachi (Renesas )
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknown
seriesS
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.85 mm
Logic integrated circuit typeINVERTER
Number of functions2
Number of entries1
Number of terminals8
Maximum operating temperature75 °C
Minimum operating temperature-20 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)25 ns
Certification statusNot Qualified
Maximum seat height2.03 mm
Maximum supply voltage (Vsup)13 V
Minimum supply voltage (Vsup)8 V
Nominal supply voltage (Vsup)12 V
surface mountYES
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width4.4 mm
Base Number Matches1
HD29026A/HD29027/HD29028
Dual CCD Drivers
ADE-205-001 (Z)
1st. Edition
Jul. 1990
Description
HD29026A, HD29027 and HD29028 include two on-chip drivers on a single chip, making it the optimal
choice as a CCD driver. Operation is provided with a TTL level input, and output current of 1 A is
available for both sink and source.
Features
High speed output rise and fall (20 ns typ) at load capacitance (C
L
) of 1000 pF
Direct drive of input block by TTL eliminates the need for external components
Output swing voltage of 12 V; output current of 1 A available for both sink and source
Output wave cross point 50% typ
Ordering Information
Product name
HD29026AP
HD29026AFP
HD29027P
HD29027FP
HD29028P
HD29028FP
12 V
6V
Supply voltage
12 V
Package
300 mil 8-pin plastic DIP (DP-8)
225 mil 8-pin plastic SOP (FP-8D)
300 mil 8-pin plastic DIP (DP-8)
225 mil 8-pin plastic SOP (FP-8D)
300 mil 8-pin plastic DIP (DP-8)
225 mil 8-pin plastic SOP (FP-8D)
Function Table
Input A
H
L
Note: H: High level
L: Low level
Output Y
L
H

HD29026AFP Related Products

HD29026AFP HD29026A HD29026AP HD29027FP HD29027P HD29028FP HD29028P
Description Dual CCD Drivers Dual CCD Drivers Dual CCD Drivers Dual CCD Drivers Dual CCD Drivers Dual CCD Drivers Dual CCD Drivers
Is it Rohs certified? incompatible - incompatible incompatible incompatible incompatible incompatible
Maker Hitachi (Renesas ) - Hitachi (Renesas ) Hitachi (Renesas ) Hitachi (Renesas ) Hitachi (Renesas ) Hitachi (Renesas )
Parts packaging code SOIC - DIP SOIC DIP SOIC DIP
package instruction SOP, - DIP, SOP, DIP, SOP, DIP,
Contacts 8 - 8 8 8 8 8
Reach Compliance Code unknown - unknown unknown unknown unknown unknown
series S - S S S S S
JESD-30 code R-PDSO-G8 - R-PDIP-T8 R-PDSO-G8 R-PDIP-T8 R-PDSO-G8 R-PDIP-T8
JESD-609 code e0 - e0 e0 e0 e0 e0
length 4.85 mm - 9.6 mm 4.85 mm 9.6 mm 4.85 mm 9.6 mm
Logic integrated circuit type INVERTER - INVERTER INVERTER INVERTER INVERTER INVERTER
Number of functions 2 - 2 2 2 2 2
Number of entries 1 - 1 1 1 1 1
Number of terminals 8 - 8 8 8 8 8
Maximum operating temperature 75 °C - 75 °C 75 °C 75 °C 75 °C 75 °C
Minimum operating temperature -20 °C - -20 °C -20 °C -20 °C -20 °C -20 °C
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP - DIP SOP DIP SOP DIP
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE - IN-LINE SMALL OUTLINE IN-LINE SMALL OUTLINE IN-LINE
propagation delay (tpd) 25 ns - 25 ns 15 ns 15 ns 15 ns 15 ns
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.03 mm - 5.06 mm 2.03 mm 5.06 mm 2.03 mm 5.06 mm
Maximum supply voltage (Vsup) 13 V - 13 V 8 V 8 V 13 V 13 V
Minimum supply voltage (Vsup) 8 V - 8 V 4.5 V 4.5 V 8 V 8 V
Nominal supply voltage (Vsup) 12 V - 12 V 6 V 6 V 9 V 9 V
surface mount YES - NO YES NO YES NO
Temperature level COMMERCIAL EXTENDED - COMMERCIAL EXTENDED COMMERCIAL EXTENDED COMMERCIAL EXTENDED COMMERCIAL EXTENDED COMMERCIAL EXTENDED
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING - THROUGH-HOLE GULL WING THROUGH-HOLE GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm - 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm
Terminal location DUAL - DUAL DUAL DUAL DUAL DUAL
width 4.4 mm - 7.62 mm 4.4 mm 7.62 mm 4.4 mm 7.62 mm
Base Number Matches 1 - 1 1 1 1 1
【EEWORLD University TI Classroom】FAQ
There will always be some problems when a new platform is launched. We are trying our best to improve it and provide you with a better user experience. Please bear with us :congratulate: Here are some...
taburiss001 Microcontroller MCU
CC2540 BLE PeripheralBroadcaster Example (Bluetooth 4.0 slave and broadcaster multi-role example)
[i=s]This post was last edited by Jacktang on 2017-11-29 15:28[/i] Experimental environment: Bluetooth version: TI CC2540 Protocol stack: 1.2.1 Reference manual: Protocol stack reference document TI_B...
Jacktang RF/Wirelessly
GND copper pour settings are set to pour over all same net objects, but there are still a few GND net pads that cannot be poured.
RT! Software is Altium Designer 19 Could you please tell me what is the reason and how to solve this problem: The following figure shows the property settingsThe following picture shows the pad of the...
oyhprince PCB Design
Detailed explanation of wireless LAN VoIP technology application
As WiFi standards improve and 802.11 chips continue to shrink and expand in functionality, the feasibility of Voice over Wireless Local Area Network (VoWLAN) phone systems is increasing. Dual-band mob...
yxh99 RF/Wirelessly
Design of resistance measurement circuit based on AVR
Please help me design a resistance measurement circuit based on AVR or 51. Thank you very much...
yulijie123 Test/Measurement
UCF Clock Constraint Example
module design_top(clk, A, B, C, D, E); endmodule NET "clk" TNM_NET = clk; TIMESPEC TS_clk = PERIOD "clk" 20 ns HIGH 45% INPUT_JITTER 1 ns; Period 20ns, duty cycle 45%, clock jitter 1ns NET "A" OFFSET ...
樱雅月 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1762  394  1215  779  60  36  8  25  16  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号