TM-056-CBF-A-K2A3K2D6 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> TM-056-CBF-A-K2A3K2D6

TM-056-CBF-A-K2A3K2D6: DescriptionTelecom IC, MDIP18,; CategoryWireless rf/communication Telecom circuit; File Size2MB，7 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

TM-056-CBF-A-K2A3K2D6 Overview

Telecom IC, MDIP18,

TM-056-CBF-A-K2A3K2D6 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	108426238
package instruction	DIP, DIP18,1.6,200
Reach Compliance Code	compliant
JESD-30 code	R-MDIP-T18
Number of terminals	18
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	METAL
encapsulated code	DIP
Encapsulate equivalent code	DIP18,1.6,200
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Maximum slew rate	500 mA
Nominal supply voltage	5 V
surface mount	NO
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	5.08 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

TM-056

Integrated Timing Solution

The TM-056 is a compact Timing Module, which functions as a complete system clock solution for general Stratum 3/3E timing applications. The

gen

TM-056 uses Vectron’s Digital and Analog Phase Locked Loop (DPLL and APLL) technology and can lock to 2 re

cked

reference frequencies automatically.

interfa

comp

The module has dual output clocks ranging from 8 kHz to 77.76 MHz. Simple control interface with comprehensive state engine, status and

alarm indications and fully automatic operation

makes

seamless

system integration of t

TM-056 module.

eration

ation

the

Features

• Single module Statum 3/3E synchronization solution.

• Complies with Telcordia GR-1244/GR-253 and ITU-T G.812/G.813

recommendations.

• Supports Free-run, Holdover and Lock modes.

• Accepts 2 reference inputs from frequency range 8kHz to 77.76MHz.

• Continuously monitors and evaluates both input reference signals

simultaneously.

• Provides two synchronized outputs with frequency range up to 77.76MHz.

• On board OCXO that provides excellent stability in Freerun and Holdover

mode.

• Loop ﬁltering utilizing DPLL.

• Automatic “hit-less” switchover on loss of input.

• Holdover mode with 90 seconds of history.

• Several alarms and status signals.

• Simple control interface and JTAG port for factory programming.

• Small dimensions 1.9” x 1.9” x 0.55”

• Product is compliant to RoHS directive and fully compatible with lead free

assembly.

Block Diagram

OCXO

DPLL

APLL

CPU

Applications

•

Multi-service Switches and Routers

ATM

Gateway

Access

EDGE

Core

SONET

SDH

DWDM

EX REF 1

EX REF 2

Reference

Monitor

and

Selection

Output

Dividers

OUT 1

OUT 2

CNT 1

CNT 2

HOLDOVER

REF 1

REF 2

FREERUN

ALARM

UNLOCK

Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com

Recommended Resources

Mixing circuit

repetitive timing circuit

Touch-type delay circuit using digital circuits (3)

Simple R, L, C measuring bridge circuit

555 voltage polarity inverter circuit diagram

Capacitor step-down driver LED circuit 1

Received a great gift----------------> Is there a telescope?: {:1_144:} Thanks to all the editors of EE. I received the telescope the day before yesterday. I was busy these two days and didn’t get it back until midnight. I didn’t have time to show off. I will fi...; lelee007 Talking

Coding for SSDs – Part 6: A Summary – What every programmer should know abo...: This is Part 6 over 6 of “Coding for SSDs”. For other parts and sections, you can refer to the [url=http://codecapsule.com/2014/02/12/coding-for-ssds-part-1-introduction-and-table-of-contents/]Table t...; 白丁 FPGA/CPLD

How to use custom protocols on the MAC layer: There is an application at work that directly encapsulates application data on the MAC layer, that is, the MAC frame format is: Destination MAC (6 bytes) - Source MAC (6 bytes) - 1001 (2 bytes) - Appl...; ray23 Embedded System

I am learning filedisk and would like to ask for your advice. The score is not a problem!!!: I think everyone who studies driver development has seen filedisk. You should also know that there are very few comments on filedisk, and there is not much information on the Internet. This is too dif...; djf876 Embedded System

How does ALC203 achieve dual-channel audio?: Please help me: The problem is this: ALC203 is controlled by ARM7. Currently, the MC1 and HP-OUT-R pins are used as audio input and output respectively, which can only realize single channel. How to r...; lizhonggui Embedded System

EEWORLD University ---- ESP8266 Development Tutorial: ESP8266 development tutorial : https://training.eeworld.com.cn/course/26642ESP8266 SDK development: detailed explanation of ESP8266_NONOS-SDK programmingDevice access to the IoT platform: detailed exp...; 木犯001号 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components