EEWORLDEEWORLDEEWORLD

Part Number

Search

882406

Description
5.08mm (.200") pitch beau? eurostyle? high profile, two level terminal block, modular, 6 circuits
CategoryThe connector    terminals   
File Size297KB,3 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

882406 Overview

5.08mm (.200") pitch beau? eurostyle? high profile, two level terminal block, modular, 6 circuits

882406 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Factory Lead Time8 weeks
Other featuresPOLYAMIDE, 94V-0
Fastening methodSCREW
Manufacturer's serial number39880
Installation typeBOARD
Number of layers2
Rows2
Number of channels6
Rated current24 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesMODULAR TERMINAL BLOCK
Conductor cross section2.5 mm2
Wire gauge12 AWG
Base Number Matches1
This document was generated on 04/12/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Description:
0398800706
Active
5.08mm (.200") Pitch Beau™ Eurostyle™ High Profile, Two Level Terminal Block,
Modular, 6 Circuits
Documents:
3D Model
Drawing (PDF)
RoHS Certificate of Compliance (PDF)
Agency Certification
UL
E48521
Series
image - Reference only
EU RoHS
China RoHS
ELV and RoHS
Compliant
REACH SVHC
Not Reviewed
Halogen-Free
Status
Not Reviewed
Need more information on product
environmental compliance?
Email productcompliance@molex.com
For a multiple part number RoHS Certificate of
Compliance, click here
Please visit the Contact Us section for any
non-product compliance questions.
General
Product Family
Series
Application
Component Type
Product Literature Order No
Product Name
Type
Terminal Blocks
39880
Wire-to-Board
One Piece
USA-263
Eurostyle™Multi-Level
Euro Block
Physical
Circuits (Loaded)
Entry Angle
Flammability
Lock to Mating Part
Number of Rows
Orientation
PC Tail Length (in)
PC Tail Length (mm)
PCB Retention
PCB Thickness Recommended (in)
PCB Thickness Recommended (mm)
Panel Mount
Pitch - Mating Interface (in)
Pitch - Mating Interface (mm)
Pitch - Term. Interface (in)
Pitch - Term. Interface (mm)
Polarized to Mating Part
Shrouded
Stackable
Temperature Range - Operating
Wire Size AWG
Wire Size mm²
6
Horizontal
94V-0
None
2
Vertical
0.157 In
4.00 mm
None
0.093 In
2.40 mm
No
0.200 In
5.08 mm
0.200 In
5.08 mm
N/A
Fully
Yes
110°C
12, 14, 16, 18, 20, 22, 24, 26, 28, 30
0.20 - 2.50
Search Parts in this Series
39880Series
Electrical
Current - Maximum per Contact
Voltage - Maximum
24A
300V
Material Info
Old Part Number
882406
Reference - Drawing Numbers
Sales Drawing
SD-39880-006
Does anyone know the corresponding process and response code of LM3S8962 interrupt under ucos2?
Does anyone know the interrupt response process of LM3S8962 under ucos2 (before entering the interrupt service routine) and the corresponding code? I have been looking at it for a long time but I can'...
zhypabc Microcontroller MCU
[Transfer] High-speed PCB design: source synchronous clock system (Part 1)
[color=black]After summarizing the common clock system and the internal synchronous clock system, it can be found that the relationship between the setup time and the clock frequency, that is, Tcycle,...
wstt PCB Design
Resistive touch screen
The resistive touch screen is mainly composed of a resistive film screen that matches the display surface very well. This is a multi-layer composite film, with a layer of glass or organic glass as the...
totopper Industrial Control Electronics
Two circuit diagrams for emergency lights
1. 12V high efficiency white light LED driver using LM3578 integrated circuit Operating voltage: 10 - 18V DC Operating current: 70mA (8 LEDs)2. Lighting circuit composed of 3 LEDs...
qwqwqw2088 DIY/Open Source Hardware
I will be interviewing Altera CTO Misha Burich this Thursday. I am now collecting interview questions from all forum members.
I wonder if you guys have any opinions on the future of FPGAs, Altera, Misha Burich himself, etc. Feel free to throw anything in. I welcome your comments. Thank you very much:)...
凯哥 FPGA/CPLD
[verilog] Does anyone know how to write this? Please give me some advice. Thanks
[backcolor=rgb(239, 245, 249)]This is a multiple for loop in C language. How should I rewrite it? [/backcolor] [backcolor=rgb(239, 245, 249)]void main(short int** pd,int* nse,int il,int jl)[/backcolor...
魔人布欧01 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1238  470  1335  750  1281  25  10  27  16  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号