PPG33F
3-BIT PROGRAMMABLE
PULSE GENERATOR
(SERIES PPG33F)
FEATURES
•
•
•
•
•
•
•
•
•
Digitally programmable in 7 steps
Monotonic pulse-width-vs-address variation
Rising edge triggered
Two separate outputs: inverting & non-inverting
Precise and stable pulse width
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
Fits standard 14-pin DIP socket
Auto-insertable
TRIG
OUT
N/C
N/C
N/C
RES
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
data
3
delay
devices,
inc.
PACKAGES
TRIG
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
OUT/
N/C
N/C
A0
A1
A2
N/C
VCC
OUT/
N/C
N/C
A0
A1
A2
N/C
OUT
N/C
N/C
N/C
RES
GND
DIP
PPG33F-xx Commercial
PPG33F-xxM Military
Gull-Wing
PPG33F-xxC3 Commercial
PPG33F-xxMC3 Military
FUNCTIONAL DESCRIPTION
The PPG33F-series device is a 3-bit digitally programmable pulse
generator. The width, PW
A
, depends on the address code (A2-A0)
according to the following formula:
PW
A
= PW
0
+ T
INC
* A
PIN DESCRIPTIONS
TRIG
OUT
OUT/
A0-A2
RES
VCC
GND
Trigger Input
Non-inverted Output
Inverted Output
Address Bits
Reset
+5 Volts
Ground
where A is the address code, T
INC
is the incremental pulse width of the
device, and PW
0
is the inherent pulse width of the device. The
incremental width is specified by the dash number of the device and can range from 0.5ns through 50ns,
inclusively. RESET is held LOW during normal operation. When it is brought HIGH, OUT and OUT/ are
forced into LOW and HIGH states, respectively, and the unit is ready for the next trigger input. The
address is not latched and must remain asserted while the output pulse is active.
SERIES SPECIFICATIONS
•
•
•
•
•
•
Programmed pulse width tolerance:
5% or 1ns,
whichever is greater
Inherent width (PW
0
):
9ns typical
Inherent delay (T
TO
):
3.5ns
±
2ns
Operating temperature:
0° to 70° C
Supply voltage V
CC
:
5VDC
±
5%
Supply current:
I
CC
= 41ma typical
DASH NUMBER SPECIFICATIONS
Part
Number
PPG33F-.5
PPG33F-1
PPG33F-2
PPG33F-3
PPG33F-4
PPG33F-5
PPG33F-6
PPG33F-8
PPG33F-10
PPG33F-20
PPG33F-30
PPG33F-40
PPG33F-50
Incremental Width
Per Step (ns)
0.5
±
0.3
1
±
0.4
2
±
0.4
3
±
0.5
4
±
0.5
5
±
0.6
6
±
0.7
8
±
0.8
10
±
1.0
20
±
1.5
30
±
1.8
40
±
2.0
50
±
2.5
Total Width
Change (ns)
3.50
±
1.00
7.00
±
1.00
14.0
±
1.00
21.0
±
1.05
28.0
±
1.40
35.0
±
1.75
42.0
±
2.10
56.0
±
2.80
70.0
±
3.50
140
±
7.00
210
±
10.5
280
±
14.0
350
±
17.5
1997
Data Delay Devices
NOTE: Any dash number between .5 and 50 not
shown is also available.
Doc #97010
1/15/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
PPG33F
APPLICATION NOTES
DEVICE TIMING
The timing definitions and restrictions for the
PPG33F are shown in Figure 1. The unit is
activated by a rising edge on the TRIG input.
After a time, T
TO
(called the inherent delay), the
rising edge of the pulse appears at OUT. The
duration of the pulse is given by the above
equation. For the duration of the pulse, the
device ignores subsequent triggers. Once the
falling edge of the pulse has appeared at OUT,
an additional time, T
OTR
, is required before the
device can respond to the next trigger.
At power-up, the state of the PPG33F is
unknown. Consequently, after power is applied,
the unit may not respond to input triggers for a
time equal to the maximum pulse width, PW
T
.
After this time, the unit will function properly. If
your application requires that the device function
immediately, issue a quick reset at power-up.
POWER SUPPLY BYPASSING
The PPG33F relies on a stable power supply to
produce repeatable pulses within the stated
tolerances. A 0.1uf capacitor from VCC to GND,
located as close as possible to each VCC pin, is
recommended. A wide VCC trace should
connect all VCC pins externally, and a clean
ground plane should be used.
INCREMENT TOLERANCES
Please note that the increment tolerances listed
represent a design goal. Although most
increments will fall within tolerance, they are not
guaranteed throughout the address range of the
unit. Monotonicity is, however, guaranteed over
all addresses.
`
A2-A0
RES
A
i
T
RW
T
RTS
T
TW
T
TO
T
RO
T
OAX
T
ATS
A
i+1
TRIG
OUT
T
SKEW
OUT/
Figure 1: Timing Diagram
T
OTR
PW
A
Doc #97010
1/15/97
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
2
PPG33F
DEVICE SPECIFICATIONS
TABLE 1: AC CHARACTERISTICS
PARAMETER
Total Programmable Pulse Width
Inherent Pulse Width
Trigger to Output Delay
Reset to Output Delay
Output Skew
Trigger Pulse Width
Reset Pulse Width
Reset to Trigger Setup Time
Address to Trigger Setup Time
Output Low to Address Change
Output to Trigger Recovery Time
*or 10ns, whichever is greater
SYMBOL
PW
T
PW
0
T
TO
T
RO
T
SKEW
T
TW
T
RW
T
RTS
T
ATS
T
OAX
T
OTR
MIN
6.0
1.5
TYP
7
9.0
3.5
1.5
5.0
10.0
9.0
6.0
0.0
15
MAX
12.0
5.5
17.0
UNITS
T
INC
ns
ns
ns
ns
ns
ns
ns
ns
ns
% of PW
T
*
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Storage Temperature
Lead Temperature
SYMBOL
V
CC
V
IN
T
STRG
T
LEAD
MIN
-0.3
-0.3
-55
MAX
7.0
V
DD
+0.3
150
300
UNITS
V
V
C
C
NOTES
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
High Level Output Voltage
Low Level Output Voltage
High Level Output Current
Low Level Output Current
High Level Input Voltage
Low Level Input Voltage
Input Clamp Voltage
Input Current at Maximum
Input Voltage
High Level Input Current
Low Level Input Current
Short-circuit Output Current
Output High Fan-out
Output Low Fan-out
SYMBOL
V
OH
V
OL
I
OH
I
OL
V
IH
V
IL
V
IK
I
IHH
I
IH
I
IL
I
OS
MIN
2.5
TYP
3.4
0.35
MAX
0.5
-1.0
20.0
2.0
0.8
-1.2
0.1
20
-0.6
-150
25
12.5
UNITS
V
V
mA
mA
V
V
V
mA
µA
mA
mA
Unit
Load
NOTES
V
CC
= MIN, I
OH
= MAX
V
IH
= MIN, V
IL
= MAX
V
CC
= MIN, I
OL
= MAX
V
IH
= MIN, V
IL
= MAX
V
CC
= MIN, I
I
= I
IK
V
CC
= MAX, V
I
= 7.0V
V
CC
= MAX, V
I
= 2.7V
V
CC
= MAX, V
I
= 0.5V
V
CC
= MAX
-60
Doc #97010
1/15/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3
PPG33F
PACKAGE DIMENSIONS
14 13 12 11 10
9
8
.440
MAX.
1 2
3
4
5
6
7
.830 MAX.
.030 .290
MAX.
±.005
.195
±
.010
.600
TYP.
.020
TYP.
.010 TYP.
.300
TYP.
DIP (PPG33F-xx, PPG33F-xxM)
.020 TYP.
16 15 14 13 12 11 10
9
.040
TYP.
.010±.002
.710 .590
±
.005 MAX.
.882
±
.005
.007
±
.005
1
2
3
4
5
6
7
8
.090
.700
.880
±
.020
.100
.280
MAX.
.050
±
.010
Gull-Wing (PPG33F-xxC3, PPG33F-xxMC3)
Doc #97010
1/15/97
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
4
PPG33F
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
Ambient Temperature:
25
o
C
±
3
o
C
Supply Voltage (Vcc):
5.0V
±
0.1V
Input Pulse:
High = 3.0V
±
0.1V
Low = 0.0V
±
0.1V
Source Impedance:
50Ω Max.
Rise/Fall Time:
3.0 ns Max. (measured
between 0.6V and 2.4V )
Pulse Width:
PW
IN
= 10ns
Period:
PER
IN
= 2 x Max. Pulse Width
OUTPUT:
Load:
C
load
:
Threshold:
1 FAST-TTL Gate
5pf
±
10%
1.5V (Rising & Falling)
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
COMPUTER
SYSTEM
PRINTER
REF
PULSE
GENERATOR
OUT
TRIG
IN
DEVICE UNDER
TEST (DUT)
OUT
IN
TRIG
TIME INTERVAL
COUNTER
Test Setup
PER
IN
PW
IN
T
RISE
INPUT
SIGNAL
2.4V
1.5V
0.6V
T
FALL
V
IH
2.4V
1.5V
0.6V
V
IL
T
TO
OUTPUT
SIGNAL
1.5V
PW
A
V
OH
1.5V
V
OL
Timing Diagram For Testing
Doc #97010
1/15/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5
京公网安备 11010802033920号
EEWORLD
