EEWORLDEEWORLDEEWORLD

Part Number

Search

BC023C561JZT6AA1

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.00056uF, Surface Mount, 0402, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC023C561JZT6AA1 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.00056uF, Surface Mount, 0402, CHIP

BC023C561JZT6AA1 Parametric

Parameter NameAttribute value
Objectid145115983442
package instruction, 0402
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL6.95
capacitance0.00056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.56 mm
JESD-609 codee3
length1 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWaffle Pack
positive tolerance5%
Rated (DC) voltage (URdc)25 V
size code0402
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width0.5 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
DSP Summary: C Language Environment
Chapter 3 C Language Environment 1. C language software development process The software development process involves compiler, assembler, linker, archiver, library-build utility, run time support lib...
songrisi DSP and ARM Processors
Please help me with the error when building *.out in vxworks.
make: *** No rule to make target `vxWorks.h', needed by `*.o'. Stop. There was no problem at first, but it started to happen later. I rebuilt the project and added the files again. None of them worked...
luop0522 Real-time operating system RTOS
Looking for senior engineers in electronics related industries, part-time, no need to work in the office
Urgently hiring senior engineers in electronics, communications and other related industries (part-time, no need to work in the office). If interested, please contact QQ: 3436403171, thank you!This co...
lxntxwd Talking about work
Quartus11.1 calls modelsim-altera10.0c to simulate without waveform
Hello everyone, I am learning FPGA recently. I use quartus11.1 to call modelsim-altera10.0c to simulate but the waveform is not displayed. I have set all the necessary settings in quartus and compared...
exciting678 FPGA/CPLD
---"Fully Digital TI Solution Power Supply" main power supply functional test passed
---《Fully Digital TI Solution Power Supply》The main power supply passed the functional test at 150V-DC. The MOSFET drive waveform is ideal.Now I only dare to try it at low voltage, not high voltage. I...
dontium DIY/Open Source Hardware
Help with CCS4.0 header file settings
Every time I create a new project, I have to add the CSL header file, which is very troublesome. Is there any way to set it so that the CSL header file is added by default every time I create a new pr...
hydrogen1989 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 179  798  1183  2191  1130  4  17  24  45  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号