EEWORLDEEWORLDEEWORLD

Part Number

Search

SSW20A6192FLLF7

Description
SSW20A6192FLLF7
CategoryPassive components    The resistor   
File Size160KB,4 Pages
ManufacturerTT Electronics
Environmental Compliance  
Download Datasheet Parametric View All

SSW20A6192FLLF7 Overview

SSW20A6192FLLF7

SSW20A6192FLLF7 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1219240871
package instructionSMT, 5030
Reach Compliance Codecompliant
ECCN codeEAR99
structureChip
JESD-609 codee3
Manufacturer's serial numberSSW-A
Network TypeIsolated
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.54 mm
Package length12.75 mm
Package formSMT
Package width7.5 mm
method of packingTR, 7 Inch
Rated power dissipation(P)0.1 W
resistance61900 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSSW-A
size code5030
technologyTHIN FILM
Temperature Coefficient200 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance1%
Operating Voltage100 V
Nichrome Resistor Networks
on Silicon Substrates
S Series: SQSxxA
1
, SQSxxB, SSNxxA, SSNxxB,
SSWxxA, SSWxxB, SPDxxA, SPDxxB
Isolated and bussed circuits
Thin film resistor network
RoHS compliant
Not Recommended for New Designs
For alternative see SQS - http://www.irctt.com/file.aspx?product_id=214&file_type=datasheet,
SPD - http://www.irctt.com/file.aspx?product_id=225&file_type=datasheet,
SSN & SSW - http://www.irctt.com/file.aspx?product_id=215&file_type=datasheet
Features
Precision Nichrome Resistors on Silicon
Industry Standard Packaging
Ratio Tolerances
TCR Tracking Tolerances
Passivation coating provides protection in humid environments
JEDEC 95
< ± 0.05%
< ± 5 ppm/°C
Schematics
Electrical
2
Standard Resistance Range
3
Resistor Tolerances
Ratio Tolerances
TCR
Operating Temperature Range
Interlead Capacitance
Insulation Resistance
Maximum Operating Voltage
Noise, Maximum (MIL-STD-202, Method 308)
Resistor Power Rating at 70°C
1 xx denotes package pin count. Reference package type section in this data sheet for description.
2 Specifications subject to change without notice.
3 E96 codes available.
General Note
TT electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT electronics’ own data and is considered accurate at time of going to print.
www.bitechnologies.com www.irctt.com www.welwyn-tt.com
1K ohms to 100K ohms (Isolated)
1K ohms to 30K ohms (Bussed)
± 0.25%
± 0.05%
TCR table
-55°C to +125°C
< 2 pF
10,000 Megohms
100 Vdc or v PR
-25 dB
0.1 Watts
© TT electronics plc
10.13
Please help me find what is wrong
I wrote a driver myself, the code is as follows: BOOL WINAPI DllEntryPoint(HANDLE hModule, DWORD ul_reason_for_call, LPVOID lpReserved) { switch(ul_reason_for_call) { case DLL_PROCESS_ATTACH: DEBUGMSG...
fuan1981 Embedded System
Dear Bms forum experts, I would like to ask if you use the battery simulation system when testing Bms?
[size=14px]I have learned that several companies use Hil. In fact, the battery simulation system is a simplified version of Hil, which is small in size, low in price and high in accuracy. I wonder if ...
风中111 Power technology
Who can draw 3D models?
Who can draw 3D models? I can't find many of the models I want. Some unpopular 3D models are impossible to find, and I have to ask others for help. I want to draw it myself. Is there any great god who...
曹伟1993 PCB Design
LPC1768 timer timing accuracy
I don't know if you have ever encountered a similar situation. The timer timing accuracy of LPC1768 is not specified in the manual, but the program initialization in the attached routine is as follows...
xiaoqiao2395 ARM Technology
【Low Power】Second Generation Serial RapidIO and Low-Cost, Low-Power FPGAs
As bandwidth requirements for applications such as wireless, wired, and medical/image processing continue to increase, designers must rely on the necessary toolsets to obtain the real-time signal proc...
cillyfly FPGA/CPLD
Frequency meter top circuit design
Continuing from the previous post, frequency meter design - problems encountered in designing component packaging - [Altera SoC] - Electronic Engineering World - Forum [url]https://bbs.eeworld.com.cn/...
suoma FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 55  347  1035  1413  2271  2  7  21  29  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号