K7R643684M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > K7R643684M

Preview

K7R643684M: Description2Mx36 & 4Mx18 QDRTM II b4 SRAM; File Size354KB，18 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet View All

K7R643684M Overview

2Mx36 & 4Mx18 QDRTM II b4 SRAM

Preview

Download Datasheet

View All

K7R643684M

K7R641884M

Document Title

2Mx36-bit, 4Mx18-bit QDR

II b4 SRAM

Preliminary

2Mx36 & 4Mx18 QDR

II b4 SRAM

Revision History

Rev. No.

0.0

0.1

History

1. Initial document.

1. Update AC timing characteristics.

2. Change the JTAG instruction coding.

1. Change the AC timing characteristics. (-25/-20 parts)

2. Correct the overshoot and undershoot timing diagrams.

3. Change the JTAG Block diagrams.

4. Update the Boundary scan exit order.

1. Correct the JTAG ID register definition

2. Correct the AC timing parameter (delete the tKHKH Max value)

1. Add the Power-on Sequence specification

1. Correct the pin name table

Draft Date

Sep 14, 2002

Oct. 24, 2002

Remark

Advance

Preliminary

0.2

Feb. 18, 2003

Preliminary

0.3

Mar. 20, 2003

Preliminary

0.4

0.5

Aug. 16, 2004

Oct. 18, 2004

Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the

specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-

tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

-1-

Oct. 2004

Rev 0.5

K7R643684M

K7R641884M

GENERAL DESCRIPTION

Preliminary

2Mx36 & 4Mx18 QDR

II b4 SRAM

The K7R643684M and K7R641884M are 75,497,472-bits QDR(Quad Data Rate) Synchronous Pipelined Burst SRAMs.

They are organized as 2,097,152 words by 36bits for K7R643684M and 4,194,304 words by 18 bits for K7R641884M.

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports

with the same cycle. Memory bandwidth is maxmized as data can be transfered into sram on every rising edge of K and K,

and transfered out of sram on every rising edge of C and C.

And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K.

Data inputs, and all control signals are synchronized to the input clock ( K or K ).

Normally data outputs are synchronized to output clocks ( C and C ), but when C and C are tied high,

the data outputs are synchronized to the input clocks ( K and K ).

Read data are referenced to echo clock ( CQ or CQ ) outputs.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fiexd to 4-bit sequential for both read and write operations, reguiring tow full clock bus cycles.

Any request that attempts to interrupt a burst operation in progress is ignored.

Synchronous pipeline read and late write enable high speed operations.

Simple depth expansion is accomplished by using R and W for port selection.

Byte write operation is supported with BW

and BW

( BW

and BW

3 )

pins.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.

The K7R643684M and K7R641884M are implemented with SAMSUNG's high performance 6T CMOS technology

and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by activating R at the rising edge of the positive input clock K.

Address is presented and stored in the read address register synchronized with K clock.

For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by C clock following next K clock rising edge.

Next burst data is triggered by the rising edge of following C clock rising edge.

The process continues until all four data are transfered.

Continuous read operations are initated with K clock rising edge.

And pipelined data are transferred out of device on every rising edge of both C and C clocks.

In case C and C tied to high, output data are triggered by K and K insted of C and C.

When the R is disabled after a read operation,the K7R643684M and K7R641884M will first complete burst read operation

before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating W at the rising edge of the positive input clock K.

Address is presented and stored in the write address register synchronized with K clock.

For 4-bit burst DDR operation, it will write four 36-bit or 18-bit data words with each write command.

The first "late" data is transfered and registered in to the device synchronous with next K clock rising edge.

Next burst data is transfered and registered synchronous with following K clock rising edge.

The process continues until all four data are transfered and registered.

Continuous write operations are initated with K rising edge.

And "late writed" data is presented to the device on every rising edge of both K and K clocks.

The device disregards input data presented on the same cycle W disabled.

When the W is disabled after a read operation, the K7R643684M and K7R641884M will first complete burst read operation

before entering into deselect mode at the next K clock rising edge.

The K7R643684M and K7R641884M support byte write operations.

With activating BW

or BW

( BW

or BW

3 )

in write cycle, only one byte of input data is presented.

In K7R641884M, BW

controls write operation to D0:D8, BW

controls write operation to D9:D17.

And in K7R643684M BW

controls write operation to D18:D26, BW

controls write operation to D27:D35.

-5-

Oct. 2004

Rev 0.5

Recommended Resources

AC and DC inflow automatic switching circuit diagram

Use P228 to make infrared remote control energy-saving lighting lamps

HY-100 audio application circuit

Hearing aid "headphones" for conductive deafness

Use operational amplifiers to form oscillator circuits and trigger circuits

845E computer motherboard circuit diagram_44

A Practical Guide to High-Frequency and High-Speed PCB Design (Part 1): 1. After the PCB design is completed, how to choose the PCB material? The selection of PCB material must strike a balance between meeting the design requirements and mass production and cost. The desi...; 高速PCB设计 PCB Design

Microcontroller Tutorial - Timer: Microcontroller Tutorial...; liuliu408 MCU

Looking for a 16*16 dot matrix screen circuit diagram and source program: [size=5]I need to use 4 8*8 dot matrices[/size][size=6][color=#ff0000][b] cascade[/b][/color][/size][size=5] to form a 16*16 dot matrix. Please provide the schematic diagram and source code. [/size]...; lq18134413428 Electronics Design Contest

How to know how many levels of routing the ZigBee signal has gone through? ? ?: A ZigBee terminal device sends a signal and receives the signal through the coordinator. There are 100 routers randomly installed in the middle. How to know how many levels of routing the signal has p...; ma_yunfei RF/Wirelessly

About the problem of displaying Chinese in EVC: I have two EVC projects. In one of them, I can enter Chinese characters in the static text box and it will be displayed. But in another project, the Chinese characters in the static text box are garbl...; Jonsen_yang Embedded System

Anyone know what component this is?: I don't know what this capacitor is....; tangwei8802429 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components