CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on a HIGH effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests
are at the specified temperature and are pulsed tests, therefore: T
J
= T
C
= T
A
Electrical Specifications
PARAMETER
V
ON
= 22V, V
OFF
= -5V, T
A
= -40°C to +85°C Unless Otherwise Specified. Typical values tested at 25°C
CONDITION
MIN
-5
(V
OFF
)
5.0
TYP
MAX
22
(V
ON
)
8.0
UNIT
V
mA
DESCRIPTION
Power Supplies Recommended Operating Voltages
I(V
ON
)
Supply Current
All Inputs low or high
No load
V
ON
= V
ON1
+ V
ON2
All Inputs low or high
No load
Each Input low or high
High = 1.8V, Low = 0.8V
IOH = -100µA
V
ON
= 22V
RL = 4700pF in parallel with 5kΩ
IOH = +100µA
V
OFF
= -5V
RL = 4700pF in parallel with 5kΩ
I(V
OFF
)
I
IN
VOH
Supply Current
Input Leakage
High Level Output Voltage
-8.0
-10
(V
ON
- 1.5V)
-5.0
mA
10
µA
V
±
3.5
21.2
VOL
Low Level Output Voltage
-4.3
(V
OFF
+
1.5V)
V
VIH
VIL
tplh
High Level Input Voltage
Low Level Input Voltage
Low to High Prop Delay
50% to 50%, Tested with
RL = 4700pF in parallel with 5kΩ,
f = 50kHz
Measured at 50% to 50%
f = 50kHz
RL = 4700pF in parallel with 5kΩ
Measured at 10% to 90%
f = 50kHz
RL = 4700pF in parallel with 5kΩ
Measured at 10% to 90%
f = 50kHz
RL = 4700pF in parallel with 5kΩ
1.8
0.8
190
400
V
V
ns
tphl
High to Low Prop Delay
230
400
ns
ttlh
Rise Time
260
400
ns
tthl
Fall Time
290
500
ns
3
FN6196.0
October 21, 2005
ISL24011
Pin Descriptions
PIN NUMBER
TSSOP-20
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
PIN NAME
GND
IN1
IN2
IN3
IN4
IN5
IN6
IN7
IN8
VOFF
VON2
OUT8
OUT7
OUT6
OUT5
OUT4
OUT3
OUT2
OUT1
VON1
EQUIVALENT
CIRCUIT
4
1
1
1
1
1
1
1
1
4
4
3
3
2
2
2
2
2
2
4
Ground pin
Level shifter input 1
Level shifter input 2
Level shifter input 3
Level shifter input 4
Level shifter input 5
Level shifter input 6
Level shifter input 7
Level shifter input 8
Negative output supply for all channels
Positive output supply for channels 7 and 8. V
ON2
is required to be greater than or equal to V
ON1
Lever shifter output 8
Lever shifter output 7
Lever shifter output 6
Lever shifter output 5
Lever shifter output 4
Lever shifter output 3
Lever shifter output 2
Lever shifter output 1
Positive output supply for channels 1 through 6. V
Altera 2014 Technology Tour (3) Introduction to Arria 10 FPGA : https://training.eeworld.com.cn/course/2033Altera 2014 Technology Tour (3) Introduction to Arria 10 FPGA...
The team discloses all source code and debugging technology, including finance. All profits, after deducting expenses, belong to individual members. We will reuse the outstanding ones. Recruitment req...
[i=s]This post was last edited by rain_noise on 2014-11-16 17:56[/i] [p=30, 2, left]The Document Import Wizard in Altium Designer Summer08 and later versions supports Allegro PCB design file format (....
2812, 25MHz, 5x, running in RAM. Theoretically, the execution time of a single-cycle instruction is 1/125MHz=8ns.But I tested it with the following statement:while(1){GpioDataRegs.GPBDAT.bit.GPIOB8 = ...
The car navigation all-in-one system I bought is winCE6. There is a button on the keypad without function. When I asked the seller, he said that the previous version would have no function after the s...
I wrote a very simple external interrupt program, using INT0 as the external interrupt source, and triggering the interrupt by a negative transition. However, I used a continuous low level to introduc...
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
