RAVF102DFT620K datasheet, PDF - EEWORLD Datasheet

RAVF102DFT620K: DescriptionArray/Network Resistor, Isolated, Metal Glaze/thick Film, 0.125W, 620000ohm, 25V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 0404, CHIP, ROHS COMPLIANT; CategoryPassive components The resistor; File Size388KB，6 Pages; ManufacturerSEI(Stackpole Electronics Inc.); Websitehttps://www.seielect.com/; Environmental Compliance

Download Datasheet Parametric View All

RAVF102DFT620K Overview

Array/Network Resistor, Isolated, Metal Glaze/thick Film, 0.125W, 620000ohm, 25V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 0404, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1898198922
package instruction	SMT, 0404
Reach Compliance Code	compliant
Country Of Origin	Japan, Mainland China, Taiwan
ECCN code	EAR99
YTEOL	8.75
structure	Rectangular
Component power consumption	0.063 W
The first element resistor	620000 Ω
JESD-609 code	e3
Installation features	SURFACE MOUNT
Network Type	ISOLATED
Number of components	1
Number of functions	2
Number of terminals	4
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.35 mm
Package length	1 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	1 mm
method of packing	TR
Rated temperature	70 °C
Guideline	AEC-Q200
resistance	620000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
Second/last element resistor	620000 Ω
size code	0404
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	200 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	1%
Operating Voltage	25 V

EEWORLD University Hall - FPGA and NIOS II Example Refinement Based on VHDL: VHDL-based FPGA and NIOS II example refinement : https://training.eeworld.com.cn/course/4565Basic operation of QuartusⅡ software, introduction to VHDL syntax, FPGA design examples and NiosⅡ design exa...; 老白菜 FPGA/CPLD

Have you ever made a managed switch?: What chip is used in the switch? Please recommend and have complete information...; youmuren NXP MCU

Unboxing experience~~FPGA (cyclone4) development board: The board has arrived. It's better than expected, and the black color looks very high-end....; MQ_H FPGA/CPLD

DAC80508 Multi-channel DAC Application in High-precision Test Measurement: In the development and application of test and measurement equipment, how to achieve the compensation of signal chain DC Offset and how to obtain high-precision flexible and adjustable voltage output ...; alan000345 Microcontroller MCU

Questions about the SPI module of G2553: New students have questions: Previously, SPI and IIC protocols were all handled by software to simulate IO ports. Now that the MSP430 hardware integrates these modules, does it mean that SPI can be us...; 595818431 TI Technology Forum

Current flow in three-phase full-bridge inverter topology: [Ask if you don't understand] In the figure, if the drive signals of T1, T3, and T5 (the three upper tubes) are all low, and the currents of phases A and C are positive, and the potential of phase B i...; shaorc Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components