AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP16
| Parameter Name | Attribute value |
| Maker | Harris |
| package instruction | , |
| Reach Compliance Code | unknown |
| Other features | CONFIGURABLE AS QUAD 2:1 MUX |
| series | 4000/14000/40000 |
| JESD-30 code | R-GDIP-T16 |
| JESD-609 code | e4 |
| Load capacitance (CL) | 50 pF |
| Logic integrated circuit type | AND-OR GATE |
| Number of functions | 4 |
| Number of entries | 2 |
| Number of terminals | 16 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| Package body material | CERAMIC, GLASS-SEALED |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| propagation delay (tpd) | 405 ns |
| Certification status | Not Qualified |
| surface mount | NO |
| technology | CMOS |
| Temperature level | MILITARY |
| Terminal surface | GOLD |
| Terminal form | THROUGH-HOLE |
| Terminal location | DUAL |
| total dose | 100k Rad(Si) V |
| Base Number Matches | 1 |
| 5962R9662701VEC | CD4019BDMSR | CD4019BHMSR | 5962R9662701VXC | CD4019BFMSR | CD4019BKMSR | |
|---|---|---|---|---|---|---|
| Description | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP16 | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP16 | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDFP16 | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDIP16 | AND-OR Gate, 4000/14000/40000 Series, 4-Func, 2-Input, CMOS, CDFP16 |
| package instruction | , | DIP, DIP16,.3 | DIE, | , | DIP, DIP16,.3 | DFP, FL16,.3 |
| Reach Compliance Code | unknown | unknown | unknown | unknown | unknown | unknown |
| Other features | CONFIGURABLE AS QUAD 2:1 MUX | CONFIGURABLE AS QUAD 2:1 MUX | CONFIGURABLE AS QUAD 2:1 MUX | CONFIGURABLE AS QUAD 2:1 MUX | CONFIGURABLE AS QUAD 2:1 MUX | CONFIGURABLE AS QUAD 2:1 MUX |
| series | 4000/14000/40000 | 4000/14000/40000 | 4000/14000/40000 | 4000/14000/40000 | 4000/14000/40000 | 4000/14000/40000 |
| JESD-30 code | R-GDIP-T16 | R-GDIP-T16 | X-XUUC-N14 | R-CDFP-F16 | R-GDIP-T16 | R-CDFP-F16 |
| Load capacitance (CL) | 50 pF | 50 pF | 50 pF | 50 pF | 50 pF | 50 pF |
| Logic integrated circuit type | AND-OR GATE | AND-OR GATE | AND-OR GATE | AND-OR GATE | AND-OR GATE | AND-OR GATE |
| Number of functions | 4 | 4 | 4 | 4 | 4 | 4 |
| Number of entries | 2 | 2 | 2 | 2 | 2 | 2 |
| Number of terminals | 16 | 16 | 14 | 16 | 16 | 16 |
| Maximum operating temperature | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C |
| Minimum operating temperature | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C |
| Package body material | CERAMIC, GLASS-SEALED | CERAMIC, GLASS-SEALED | UNSPECIFIED | CERAMIC, METAL-SEALED COFIRED | CERAMIC, GLASS-SEALED | CERAMIC, METAL-SEALED COFIRED |
| Package shape | RECTANGULAR | RECTANGULAR | UNSPECIFIED | RECTANGULAR | RECTANGULAR | RECTANGULAR |
| Package form | IN-LINE | IN-LINE | UNCASED CHIP | FLATPACK | IN-LINE | FLATPACK |
| propagation delay (tpd) | 405 ns | 405 ns | 405 ns | 405 ns | 405 ns | 405 ns |
| Certification status | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
| surface mount | NO | NO | YES | YES | NO | YES |
| technology | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS |
| Temperature level | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY |
| Terminal form | THROUGH-HOLE | THROUGH-HOLE | NO LEAD | FLAT | THROUGH-HOLE | FLAT |
| Terminal location | DUAL | DUAL | UPPER | DUAL | DUAL | DUAL |
| Base Number Matches | 1 | 1 | 1 | 1 | 1 | 1 |
| JESD-609 code | e4 | e0 | - | e4 | e0 | e0 |
| Terminal surface | GOLD | Tin/Lead (Sn/Pb) | - | GOLD | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) |
| total dose | 100k Rad(Si) V | 100k Rad(Si) V | - | 100k Rad(Si) V | 100k Rad(Si) V | 100k Rad(Si) V |
| encapsulated code | - | DIP | DIE | - | DIP | DFP |
京公网安备 11010802033920号
EEWORLD
