EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL520-39OC

Description
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
File Size244KB,7 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL520-39OC Overview

PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)

PLL520-38/-39
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
FEATURES
65MHz to 130MHz Fundamental Mode Crystal.
Output range: 65MHz – 130MHz (no PLL).
Low Injection Power for crystal 50uW.
PECL (PLL520-38) or LVDS output (PLL520-39).
Integrated variable capacitors.
Supports 2.5V or 3.3V-Power Supply.
Available in 16-Pin (TSSOP or 3x3 QFN).
PIN CONFIGURATION
VDD
XIN
XOUT
N/C
N/C
OE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
N/C
N/C
GND
CLKC
VDD
CLKT
N/C
N/C
PLL 520-3x
DESCRIPTION
The PLL520-38/-39 is a family of VCXO IC’s
specifically designed to pull high frequency
fundamental crystals from 65MHz to 130MHz, with
selectable PECL or LVDS outputs.. They achieve
very low current into the crystal resulting in better
overall stability. Their internal varicaps allow an on
chip frequency pulling, controlled by the VCON
input. Their very low jitter makes them ideal for the
most demanding timing requirements.
VCON
GND
VDD
VDD
N/C
10
XIN
XOUT
N/C
12
13
14
15
16
1
11
N/C
9
8
7
6
5
GND
CLKC
VDD
CLKT
P520-3x
2
3
4
BLOCK DIAGRAM
OE
GND
GND
OE
VCON
Oscillator
Amplifier
w/
XIN
integrated
varicaps
XOUT
Q
Q
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL520-38
OE
0
(Default)
1
0
1
(Default)
State
Output enabled
Tri-state
Tri-state
Output enabled
PLL520-38/-39
PLL520-39
OE input: Logical states defined by PECL levels for PLL520-38
Logical states defined by CMOS levels for PLL520-39
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/20/04 Page 1
VCON
GND
[I contribute to the Xilinx Resource Center] Spartan-3 configuration interface
Spartan-3 Configuration Interface1) Interface voltagea..Configuration port and JTAG interface adopt LVCOMS25 standard, minimum drive is 12 mA, fast flip rate.b..These I/O ports used for configuration ...
wanghongyang FPGA/CPLD
Wireless Camera Analysis
Keywords: [b]Wireless Camera[/b] As we all know, a monitoring system needs to lay a large number of various wires. On the one hand, it consumes a lot of manpower, and on the other hand, it also consum...
gzycxfj Industrial Control Electronics
Good information on clock division
...
至芯科技FPGA大牛 FPGA/CPLD
CPLD program burning problem
I would like to ask all the experts, after I burned the CPLD program, the circuit suddenly became larger, more than 100 mA, but it showed that the program was burned successfully. After connecting the...
xiaxuedehai FPGA/CPLD
[BBB Quadcopter] ESC Progress Report
This ESC has actually been delayed for a long time. On the one hand, I have been busy recently, and on the other hand, I don't know enough about ESC, which has delayed it for a long time. The ESC uses...
azhiking DSP and ARM Processors
Unified clock of msp430.5438
With the continuous updating of chips, more powerful chips have appeared, replacing the original first-generation and second-generation chips. Here, msp430.5438 came into being as the representative c...
whgwuhan Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2712  1362  2067  2078  2110  55  28  42  43  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号