EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL520-29QC

Description
Low Phase Noise VCXO (for 120-200MHz Fund Xtal)
File Size239KB,7 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL520-29QC Overview

Low Phase Noise VCXO (for 120-200MHz Fund Xtal)

PLL520-28/-29
Low Phase Noise VCXO (for 120-200MHz Fund Xtal)
FEATURES
120MHz to 200MHz Fundamental Mode Crystal.
Output range: 120 – 200MHz (no PLL).
Low Injection Power for crystal 50uW.
Sub 0.5pS RMS phase jitter ( 12kHz to 20MHz ).
PECL (PLL520-28) or LVDS output (PLL520-29).
Integrated variable capacitors.
Supports 2.5V or 3.3V-Power Supply.
Available in 16-Pin (TSSOP or 3x3mm QFN).
PIN CONFIGURATION
(Top View)
VDD
XIN
XOUT
N/C
N/C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
N/C
N/C
GND
CLKC
VDD
CLKT
N/C
N/C
PLL 520-2x
DESCRIPTION
The PLL520-28/-29 are a family of VCXO IC’s
specifically designed to pull high frequency
fundamental crystals. They achieve very low current
into the crystal resulting in better overall stability.
Their internal varicaps allow an on chip frequency
pulling, controlled by the VCON input. Their very
low jitter makes them ideal for the most demanding
timing requirements.
OE
VCON
GND
VDD
VDD
N/C
10
XIN
XOUT
N/C
OE
12
13
14
15
16
1
11
N/C
9
8
7
6
5
GND
CLKC
VDD
CLKT
P520-2x
2
3
4
GND
GND
OE
VCON
Oscillator
Amplifier
w/
XIN
integrated
varicaps
XOUT
Q
Q
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL520-28
PLL520-29
OE
0 (Default)
1
0
1 (Default)
State
Output enabled
Tri-state
Tri-state
Output enabled
PLL520-28/-29
OE input: Logical states defined by PECL levels for PLL520-28
Logical states defined by CMOS levels for PLL520-29
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/20/04 Page 1
VCON
GND
BLOCK DIAGRAM
[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches
With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...
cillyfly FPGA/CPLD
FPGA giant Xilinx adjusts strategy to expand market
With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...
frozenviolet Automotive Electronics
Array definition in SRAM
How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...
小喇叭 Microcontroller MCU
FileMapping is abnormal after reading a file with size <= 4096!
Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...
xxc555 Embedded System
How to learn the Zigbee development protocol stack
I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...
xuesummer RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 538  1339  544  690  1735  11  27  14  35  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号