EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL500-37BSIR

Description
Low Power CMOS Output VCXO Family (17MHz to 130MHz)
File Size193KB,5 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL500-37BSIR Overview

Low Power CMOS Output VCXO Family (17MHz to 130MHz)

PLL500-17B/27B/37B
Low Power CMOS Output VCXO Family (17MHz to 130MHz)
FEATURES
VCXO output for the 17MHz to 130MHz range
-
PLL500-17B: 17MHz to 36MHz
-
PLL500-27B: 27MHz to 65MHz
-
PLL500-37B: 65MHz to 130MHz
Low phase noise (-142 dBc @ 10kHz offset).
CMOS output with OE tri-state control.
Selectable output drive (Standard or High drive).
-
Standard: 8mA drive capability at TTL level.
-
High: 24mA drive capability at TTL level.
Fundamental crystal input.
Integrated high linearity variable capacitors.
+/- 150 ppm pull range, max 5% linearity.
Low jitter (RMS): 2.5ps period jitter.
2.5 to 3.3V operation.
Available in 8-Pin SOIC or DIE.
PIN CONFIGURATION
XIN
OE^
VIN
GND
1
8
XOUT
DS^
VDD*
CLK
P500-x7B
2
3
4
7
6
5
^: Denotes internal Pull-up
DIE PAD LAYOUT
32 mil
(812,986)
8
1
XIN
XOUT
DRIVSEL^ 7
39 mil
DESCRIPTION
The PLL500-17B/27B/37B are a low cost, high per-
formance, low phase noise, and high linearity VCXO
family for the 17 to 130MHz range, providing less
than -130dBc at 10kHz offset. The very low jitter (2.5
ps RMS period jitter) makes these chips ideal for
applications requiring voltage controlled frequency
sources. The IC’s are designed to accept fundamen-
tal resonant mode crystals.
2
OE^
VDD 6
3 VCON
4 GND
CLK 5
DIE ID:
PLL500-17B: C500A0505-05P
Y
X
PLL500-27B: C500A0505-05Q
PLL500-37B: C500A0505-05R
(0,0)
Note: ^ denotes internal pull up
FREQUENCY RANGE
PART #
PLL500-17B
PLL500-27B
PLL500-37B
MULTIPLIER
No PLL
No PLL
No PLL
FREQUENCY
17 – 36 MHz
27 – 65 MHz
65 – 130 MHz
DIE SPECIFICATIONS
Name
Value
Size
Reverse side
Pad dimensions
Thickness
39 x 32 mil
GND
80 micron x 80 micron
10 mil
BLOCK DIAGRAM
XIN
XOUT
XTAL
OSC
VARICAP
OE
VCON
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/21/05 Page 1
Please 51 experts come in and give me some advice.
Everyone knows the pin register definition "reg51.h" of the 51 core: /* BYTE Register */ sfr P0 = 0x80; sfr P1 = 0x90; sfr P2 = 0xA0; sfr P3 = 0xB0; Among them, the values of P0~3 are all in the range...
yangtao0123 Embedded System
High-frequency circuit board materials and various high-frequency board substrate materials
High frequency substrate parameters include: Rogers Taconic F4B If you need more detailed information, please contact me QQ116425136 Tel: 13823677869 Please note WeChat: Electronic Engineering World T...
yecat20 PCB Design
Is it harder to learn ARM than MCU?
I have always heard that ARM is difficult to learn, but I don't know if it is true. I am interested in learning ARM, but I am still hesitant because I saw that my former colleague spent five years stu...
gh131413 MCU
Digital integrated circuit parameter tester
If anyone has information on this, please share it, thank you!...
lupengpeng 51mcu
Introduction to Low-Rate Wireless Personal Area Network (LR-WPAN)
1. IEEE 802.15.4/ZigBee IEEE 802.15.4 is a low-rate WPAN standard developed specifically to meet the requirements of low-power and low-cost wireless sensor networks. IEEE 802.15.4 operates in the ISM ...
Aguilera Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1495  1933  1810  1544  87  31  39  37  32  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号